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1. Introduction 
Digital electrical engineering is a non-formalized theory and one of the major causes of this 
situation consists in the complexity of Mother Nature, things cannot be completely different 
from those in medicine, for example. We are too restricted to finding quick solutions to the 
problems that arise in order to take the time to strengthen a sound theoretical foundation of 
the reasoning that we do. Obviously, the political, military, economical and technological 
importance of digital electrical engineering is itself an obstacle in the spreading of 
consolidated theories. 
 In fact, the reader of such literature can remark the existing distance from the 
deductive theories, the way that the mathematicians use them. We reproduce a point of view 
that we consider to be representative in this direction belonging to L. Rougier: Reasoning is 
deductive or is not at all. 
 The consequences of non-formalization are known. Many researchers do not give the 
right importance to the scientific language and words like definition, theorem, proof are titles 
of descriptive paragraphs rather than having the meaning that is accepted by the logicians. A 
fascinating job is, in this context, the translation is a precise mathematical language of what is 
intuitively, imprecisely explained with natural language by the engineers and this can be done 
in several ways. Our work has many such examples, lets just mention here the notion of 
inertia that is important and confusing at the same time. By reading with a ball-point pen in 
our hand, we infer that the inertias inertia is not inertia, a paradox that should end the 
discussion on the validity of a theory. The theoretical construction continues however, 
without visible implications on the subsequent results, by using the methods of the non-
deductive investigations. 
 The purpose of delay theory is that of writing systems of equations and inequalities 
with electrical signals, that model the behavior of the asynchronous circuits. 
 The (electrical) signals are the functions }1,0{: →Rf  where R , the set of the real 
numbers, is the time set. We ask that they: 
 - be constant in the interval )0,(−∞ , with the variant that we have used elsewhere: be 
null in the interval )0,(−∞ , in other words 0 is the initial time instant 
 - be constant on intervals )",'[ tt  that are left closed and right open 
 - have a finite number of discontinuity points (i.e. a finite number of switches) in any 
bounded interval. 
 The asynchronous circuits (also called asynchronous systems, or asynchronous 
automata or timed automata in literature) are these electrical devices that can be modeled by 
using signals.  
 The fundamental (asynchronous) circuit in delay theory is the delay circuit, also called 
delay buffer, the circuit that computes the identity }1,0{1  and the fundamental notion is that of 
delay condition, or shortly delay, the real time model of the delay circuit.  
 We show the way that the inertias paradox has been solved. First, the definition of 
the delays is given. Second, the pure delays are defined. Third, all the delays different from 
the pure delays are considered to be by definition inertial. Fourth, the serial connection of the 
delays is their composition, as binary relations. The serial connection of the inertial delays 
results in an inertial delay, but the type of inertia is likely to differ. The bounded delays have 
the nice property that, under the serial connection, the delays remain bounded and thus the 
type of inertia remains the same; the absolute inertial delays are in the same situation. The 
relative inertial delays are not closed under the serial connection, the paradox. 
 We shall describe now, informally, the work of the delay circuit. 
 
 
Fig 1 
 
We have noted with }1,0{: →Ru  its input and with }1,0{: →Rx  its output. Both xu,  are 
signals. In Fig 1, the couples of binary numbers, temporarily called states, represent values 
))(),(( txtu , with R∈t  and dcba ,,,  are the labels (= the names) of the transitions 
))"(),"(())'(),'(( txtutxtu → . In such transitions, we suppose that "' tt <  and that '" tt −  is a 
small infinitesimal. A suitable notation for this is 0"' −= tt . 
 The real numbers max,min,0 rr dd ≤<  are given, the meaning of the index r being 
that of raise (switch from 0 to 1) of a signal, event symbolized by the validity of the equation 
1)()0( =⋅− txtx  
 Dually the real numbers max,min,0 ff dd ≤<  are given, the meaning of the index f 
being that of fall (switch from 1 to 0) of a signal and that event is symbolized by the validity 
of the equation 
1)()0( =⋅− txtx  
 We suppose that at the initial time instant 00 ≥t  the circuit is in the initial state )0,0( : 
0)(),,( 0 =ξ−∞∈ξ∀ ut  
0)(],,( 0 =ξ−∞∈ξ∀ xt  
This state is stable, meaning that the delay circuit could remain indefinitely long there, if the 
input is 0: 
0)(0)(),,[,0 000 =+⇒=ξ+∈ξ∀>∀ htxuhtth  
 A switch of the input takes place at 0t  
1)()0( 00 =⋅− tutu  
and the delay circuit follows the trajectory labeled a , i.e. )0,1()0,0( → . The hypothesis states 
that both the input and the output remain constant in the interval ),[ 10 tt  
1)(),,[ 10 =ξ∈ξ∀ utt  
0)(),,[ 10 =ξ∈ξ∀ xtt  
and the problem is to describe the behavior of the circuit at 1t . Three possibilities exist, those 
of running one the transitions dcb ,, , depending on the values of 1t  and )( 1tu . 
b : it is necessarily run at 1t  if min,01 rdtt <−  and if u  switches from 1 to 0 at the time 
instant 1t  
0)()0(1)()0( 1111min,010 =⋅−=⋅−+<< txtxandtutuanddttt r  
The interpretation is that the circuits inertia did not allow a fast switch of x  from 0 to 1 
happen. 
cb, : any of them is possible to be run at 1t  ( 0)( 1 =tx  for b and 1)( 1 =tx  for c) if 
max,01min, rr dttd <−≤  and if u  switches from 1 to 0 at 1t  
0)()0(1)()0( 1111max,01min,0 =⋅−=⋅−+<≤+ txtxandtutuanddttdt rr  
1)()0(1)()0( 1111max,01min,0 =⋅−=⋅−+<≤+ txtxandtutuanddttdt rr  
if max,01 rdtt =−  and if u  switches from 1 to 0 at 1t , then c  is necessary 
1)()0(1)()0( 1111max,01 =⋅−=⋅−+= txtxandtutuanddtt r  
d : if 1)( 1 =tu , then it is possible at 1t  for max,01min, rr dttd <−≤  and it is necessary at 
1t  for max,01 rdtt =− : 
1)()0(0)()0( 1111max,01min,0 =⋅−=⋅−+≤≤+ txtxandtutuanddttdt rr  
 The intuitive description of the circuit continues by asking that the dual statements 
hold also, as resulted by the replacement of r, 0, 1 with f,1,0. 
 The circuit computes the identity on {0,1} because the states (0,0), (1,1) are stable and 
these are the only stable states of the circuit. 
 A possible manner of describing the previous facts is given by the system 
UI
),max,[),max,[
)()()(
tfdttrdt
utxu
−∈ξ−∈ξ
ξ≤≤ξ  
I
),min,[
)()()0(
trdt
utxtx
−∈ξ
ξ≤⋅−  
I
),min,[
)()()0(
tfdt
utxtx
−∈ξ
ξ≤⋅−  
and this might seem not quite obvious for the moment. 
 The chapter is organized in sections, numbered with 1, 2, 3,  the sections have 
several paragraphs: 2.1, 3.2,  and the paragraphs are usually organized in subparagraphs: 
2.1.1, 4.5.2,  The important equations and inequalities have been numbered, as well as all 
the figures and tables. The notation 3.2 (2) refers to equation or inequality (2) of paragraph 
3.2 (that has no subparagraphs, in this case) and the notation 4.1.2 (3) refers to equation or 
inequality (3) of the subparagraph 2 from the paragraph 4.1. 
 In Section 2 we give several examples of models for the sake of creating intuition and 
this is a presentation of our intentions. The theory starting with section 3 is supposed to be 
self-contained. 
 In Section 3 we fix some fundamental concepts and notations on the }1,0{→R  
functions.  
 Section 4 defines the signals and gives some useful properties on them. 
 In Section 5 we present the informal definitions of the delays, with long quotations 
from several authors. 
 The sections that follow represent the core of this chapter. In Section 6 we define the 
delays, as well as their determinism, order, time invariance, constancy, symmetry and serial 
connection. Section 7 is dedicated to the bounded delays and in Sections 8, 9 we define and 
characterize the absolute and the relative inertial conditions and delays. Section 10 shows 
some variants of the concepts from Sections 7, 8, 9 and introduces a special form of 
deterministic delays. Section 11 closes the chapter with new examples and a generalization. 
 We thank in advance to all those that will want to bring corrections and improvements 
to our results. 
2. Motivating Examples 
2.1 Example 1 The Delay Circuit 
The symbol of the delay circuit is the next one 
 
Fig 2 
 
We consider different possibilities of modelation of this circuit, a way to anticipate the facts 
that will be presented later. xu,  are }1,0{→R  functions and moreover they are signals, with 
constant values for any 0<t . 
SC Stability1  (unbounded delays) If u  is of the form 
)()()()()( ),0[0)0,( ttuttutu tt ∞−∞ χ⋅⊕χ⋅=  
then x  is of the form 
)()()()()( ),1[0)1,( ttuttxtx tt ∞−∞ χ⋅⊕χ⋅=  
where 0,0 10 ≥≥ tt  and }1,0{:)( →χ R  is the characteristic function. 
BDC Upper bounded, lower unbounded delays 0,0 >> fr dd  exist so that the next system 
is satisfied: 
UI
),[),[
)()()(
tfdttrdt
utxu
−∈ξ−∈ξ
ξ≤≤ξ  
BDC Bounded delays ffrr dmdm ≤≤≤≤ 0,0  exist and the system is the next one 
UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
utxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ  
FDC Fixed delays (ideal delays) The relation between u  and x  is, for 0≥d  
)()( dtutx −=  
AIC Absolute inertia 0,0 ≥δ≥δ fr  exist so that x  satisfies 
I
],[
)()()0(
rtt
xtxtx
δ+∈ξ
ξ≤⋅−  
I
],[
)()()0(
ftt
xtxtx
δ+∈ξ
ξ≤⋅−  
This inertia condition is added to one of SC, BDC, BDC, FDC. 
RIC Relative inertia ffrr δ≤µ≤δ≤µ≤ 0,0  are given so that 
I
],[
)()()0(
rrtrt
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
I
],[
)()()0(
fftft
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
are satisfied. Similarly with absolute inertia, relative inertia is a request added to one of SC, 
BDC, BDC, FDC.  
DBRIDC Deterministic bounded relative inertial delays If in BDC+RIC ffrr δµδµ ,,,  
coincide with ffrr dmdm ,,,  the system takes the special deterministic form 
I
],[
)()0()()0(
rmrdtrdt
utxtxtx
+−−∈ξ
ξ⋅−=⋅−  
I
],[
)()0()()0(
fmfdtfdt
utxtxtx
+−−∈ξ
ξ⋅−=⋅−  
SDBRIDC Symmetrical deterministic upper bounded, lower unbounded relative inertial 
delays, version of DBRIDC consisting in the next equation 
                                                
1 In the abbreviations that we use: SC, BDC, the letter C comes from condition: stability (condition), 
bounded delay (condition), 
)()())0()0(()( ),[
),(
tDututxtDx d
tdt
∞
−∈ξ
χ⋅ξ⋅−⊕−= U  
where 
)()0()()0()()0()( txtxtxtxtxtxtDx ⊕−=⋅−∪⋅−=  
is the left derivative of x . 
 All the solutions of BDC, BDC, FDC, DBRIDC, SDBRIDC satisfy 
)00()00( −=− ux  and some of the previous systems satisfy also supplementary conditions of 
consistency (i.e. the existence of a solution x  for any u ). 
2.2 Example 2 Circuit with Feedback Using a Delay Circuit 
In the circuit from 2.1 Fig 2 we suppose that xu =  and this corresponds to the next circuit 
 
Fig 3 
SC The satisfaction of SC does not bring any information on x , as it consists in a tautology 
of the form AA∨¬ , where the proposition A  is the equation 
)()()()()(,0 ),0[0)0,(0 ttxttxtxt tt ∞−∞ χ⋅⊕χ⋅=≥∃  
Interpretation: the circuit can be stable or unstable. 
BDC The system is 
UI
),[),[
)()()(
tfdttrdt
xtxx
−∈ξ−∈ξ
ξ≤≤ξ  
with 0,0 >> fr dd . Let 00 ≥t  so that 0)(,0 =<∀ txtt . Because 0)(
)0,0[
=ξ
−∈ξ
U
tfdt
x , we get 
0)( 0 =tx . Similarly, let 00 ≥t  so that 1)(,0 =<∀ txtt . Because 1)(
)0,0[
=ξ
−∈ξ
I
trdt
x , we obtain 
1)( 0 =tx . 0t  was arbitrary previously, so that the only solutions of BDC are the constant 
functions. 
 On the other hand, the constant functions satisfy any supplementary inertial condition 
AIC, RIC because 0)()0()()0( =⋅−=⋅− txtxtxtx . 
BDC We have the system 
UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
xtxx
+−−∈ξ+−−∈ξ
ξ≤≤ξ  
where ffrr dmdm ≤≤≤≤ 0,0 . Let us suppose in the beginning, when solving it, that 
0)00( =−x . The solutions are the next ones. 
Case 0>− ff md  
We can show analogously with BDC that the only solution is 0)( =tx . 
Case 0=− ff md , 0>rd  
As the inequality U
],[
)()(
tfdt
xtx
−∈ξ
ξ≤  is satisfied by all x , BDC has in this case the same 
solutions like (in other words: is equivalent with) 
    )()(
],[
txx
rmrdtrdt
≤ξ
+−−∈ξ
I      (1) 
and any solution can be written under one of the forms 
 0)( =tx           (2) 
 )()( ),0[ ttx t ∞χ=          (3) 
 )(...)()()( )12,2[)3,2[)1,0[ ttttx ntnttttt +χ⊕⊕χ⊕χ=      (4) 
 )()(...)()()( ),22[)12,2[)3,2[)1,0[ tttttx ntntnttttt ∞++ χ⊕χ⊕⊕χ⊕χ=    (5) 
 ...)(...)()()( )12,2[)3,2[)1,0[ ⊕χ⊕⊕χ⊕χ= + ttttx ntnttttt     (6) 
(2),,(6) represent all the signals x  with 0)00( =−x , where ...0 210 <<<≤ ttt . is 
unbounded, arbitrary. (2), (3) satisfy (1) without supplementary requests. Because if the term 
)12,2[ +χ ktkt  satisfies rkk mtt >−+ 212  we have that  
)()( )12,2[
],[
)12,2[ trmrdktrdkt
rmrdtrdt
ktkt −+++
+−−∈ξ +
χ=ξχI  
is not null, in order that (4),,(6) be solutions of (1), the next property should be true for all 
0≥k : 
xsuppmdtdtmtt rrkrkrkk ⊂−++⇒>− ++ ),[ 122212  
We have noted }1)(|{ == txtxsupp  the support set of x . 
 A special case of (1) is the one when 0=rm : 
     )()( txdtx r ≤−      (7) 
and then for all 0≥k  the next inclusion 
xsuppdtdt rkrk ⊂++ + ),[ 122  
is fulfilled. For example, the periodical functions 
...)(...)()()( )1,0[)1,0[)1,0[ ⊕χ⊕⊕χ⊕χ= ⋅+⋅+++ ttttx rdntrdntrdtrdttt  
where rdttt +≤<≤ 0100  satisfy (7) because 
...)(...)()()( ))1(1,)1(0[)21,20[)1,0[ ⊕χ⊕⊕χ⊕χ=− ⋅++⋅++++++ tttdtx rdntrdntrdtrdtrdtrdtr  
 An interesting situation in BDC+AIC is the special case 0, =δ≥δ frr m  when the 
inclusion 
xsuppmdtdt rrkrk ⊂−++ + ),[ 122  
is true for all 0≥k  and all solutions x , the hypothesis rrkk mtt ≥δ>−+ 212  being satisfied 
due to AIC. 
 Adding RIC in the case 0,0 >=− rff dmd  of BDC, under the form 
    I
],[
)()()0(
rrtrt
xtxtx
µ+δ−δ−∈ξ
ξ≤⋅−     (8) 
    I
],[
)()()0(
fftft
xtxtx
µ+δ−δ−∈ξ
ξ≤⋅−     (9) 
implies if 0>δr  that 0)( =tx . For 0=δr , inequality (8) becomes trivial: 
)()()0( txtxtx ≤⋅−  and then, if 0>δ f , the restrictions corresponding to RIC on the 
solutions x  of BDC are expressed under the form, see (4),,(6) 
≤⋅−=χ )()0()(,...}3,1{ txtxttt  
 )()( ...)4,3[)2,1[)0,(
],[
tx fftftfftftfft
fftft
∨µ−δ+δ+∨µ−δ+δ+∨µ−δ+−∞
µ+δ−δ−∈ξ
χ=ξ≤ I  
i.e. equivalently 
...),[),[),(,...},{ 4321031 ∨µ−δ+δ+∨µ−δ+δ+∨µ−δ+−∞⊂ ffffffff ttttttt  
0=δ=δ fr  means triviality for RIC. 
Case 0,0 ==− rff dmd  
 BDC consists in 
U
],[
)()()(
tfdt
xtxtx
−∈ξ
ξ≤≤  
and all the signals x  satisfy it. 
 By duality, the possibility 1)00( =−x  is analyzed. We observe for example that if 
0,0 >−>− rrff mdmd  then the only solutions of BDC are the constant functions. 
FDC The equation to be solved is 
0),()( ≥−= ddtxtx  
If 0>d , then the solutions are the two constant functions and if 0=d  then the solutions are 
all the signals. 
DBRIDC The system is 
   I
],[
)()0()()0(
rmrdtrdt
xtxtxtx
+−−∈ξ
ξ⋅−=⋅−     (10) 
   I
],[
)()0()()0(
fmfdtfdt
xtxtxtx
+−−∈ξ
ξ⋅−=⋅−     (11) 
and we suppose like before that 0)00( =−x . 
Case 0>rd  
 The only solution is 0)( =tx . 
Case 0,0 >== ffr mdd  
 The switch from 0 to 1 is possible, because (10) takes the trivial form 
)()0()()0( txtxtxtx ⋅−=⋅− . From this moment I
],[
)(
tfdt
x
−∈ξ
ξ  is null, thus the solutions have 
one of the forms (2), (3). 
Case 0,0 === ffr mdd  
 All the signals x  satisfy the system, (10), (11) being both trivial. 
Case 0,0 ≥>= ffr mdd  
 The switch from 0 to 1 seems possible and let 0t  be the moment of the first such 
switch, thus 1)()0( 00 =⋅− txtx . At the time instant 01 tt >  characterized by xsupptt ⊂),[ 10 , 
(11) becomes 
            I
]1,1[
1 )()(
fmfdtfdt
xtx
+−−∈ξ
ξ=     (12) 
For all 01 tmdt ff <+− , i.e. if ff mdtt −<−< 010 , the right member of (12) is 1 and the 
switch of x  from 1 to 0 necessary. We have reached a contradiction showing that DBRIDC 
has no solution 0)( ≠tx . 
 The analysis of the situation when 1)00( =−x  is similar. 
SDBRIDC The solutions of the equation 
0)( =tDx  
are the constant functions. 
2.3 The Logical Gate NOT 
The logical gate NOT that computes the complement in the set {0,1} is symbolized like in the 
next figure 
 
 
Fig 4 
 
where the gate and the two wires are characterized by delays. It is modeled by one of the next 
circuits 
 
     a)        b)    c) 
Fig 5 
 
In Fig 5 the logical gate is ideal 
   )()()()00()( ),0[)0,( ttvtxtx ∞−∞ χ⋅⊕χ⋅−=     (1) 
as well as the wires and the delays are localized in the delay circuits. Writing the relations 
between vu, , respectively between yx,  follows, like at 2.1. The last step is the elimination 
(if possible) of the intermediary variables: x  at a), v  at b), v  and x  at c). We give some 
examples. 
SC Fig 5 c) 
 The fact that u  is of the form 
   )()()()()( ),0[0)0,( ttuttutu tt ∞−∞ χ⋅⊕χ⋅=     (2) 
implies that v  is of the form 
   )()()()()( ),1[0)1,( ttuttvtv tt ∞−∞ χ⋅⊕χ⋅=     (3) 
thus, from (1), x  is given by 
   )()()()()( ),1[0)1,( ttuttxtx tt ∞−∞ χ⋅⊕χ⋅=     (4) 
and by using SC again for the second delay circuit we get 
   )()()()()( ),2[0)2,( ttuttyty tt ∞−∞ χ⋅⊕χ⋅=     (5) 
In (2),,(5) 0,0,0 210 ≥≥≥ ttt . 
BDC Fig 5 a) 
    UI
),[),[
)()()(
tfdttrdt
xtyx
−∈ξ−∈ξ
ξ≤≤ξ     (6) 
I
),[
),0[)0,( )())()()()00((
trdt
tyvx
−∈ξ
∞−∞
≤≤ξχ⋅ξ⊕ξχ⋅−  
 U
),[
),0[)0,( ))()()()00((
tfdt
vx
−∈ξ
∞−∞
ξχ⋅ξ⊕ξχ⋅−≤   (from (1), (6))  (7) 
BDC Fig 5 b) 
    UI
),[),[
)()()(
tfdttrdt
utvu
−∈ξ−∈ξ
ξ≤≤ξ     (8) 
    UI
),[),[
)()()(
trdttfdt
utvu
−∈ξ−∈ξ
ξ≤≤ξ  (from (8))  (9) 
I
),[
),0[)0,( )()()()()00(
tfdt
txtutx
−∈ξ
∞−∞
≤≤χ⋅ξ⊕χ⋅−  
 U
),[
),0[)0,( )()()()00(
trdt
tutx
−∈ξ
∞−∞
χ⋅ξ⊕χ⋅−≤   (from (1), (9))  (10) 
SDBRIDC Fig 5a) Some of the next equations are better understood if we take into account 
the fact that 1},1,0{ ⊕=∈∀ aaa : 
 )()0()()00()0( ),0(]0,( ttvtxtx ∞−∞ χ⋅−⊕χ⋅−=−   (from (1))  (11) 
 )()0()()00()0( ),0(]0,( ttvtvtv ∞−∞ χ⋅−⊕χ⋅−=−      (12) 
 )()0()()00()0( ),0(]0,( ttvtvtv ∞−∞ χ⋅−⊕χ⋅−=−   (from (12))  (13) 
 )0()())00()00(()0( ]0,( −⊕χ⋅−⊕−=− −∞ tvtvxtx  (from (11),(13)) (14) 
 ⊕χ⋅−⊕χ⋅−=
−∞−∞
)()00()()00()( )0,(]0,( txtxtDx  
  )()()()0( ),0[),0( ttvttv ∞∞ χ⋅⊕χ⋅−⊕   (from (1),(11)) 
  )()()()0()()0()()00( ),0(}0{),0(}0{ ttvtvttvtx ∞∞ χ⋅⊕χ⋅⊕χ⋅−⊕χ⋅−=  
  )())()0(()())0()00(( ),0(}0{ ttvtvtvx ∞χ⋅⊕−⊕χ⋅⊕−=  
  )()()())0()00(( ),0(}0{ ttDvtvx ∞χ⋅⊕χ⋅⊕−=     (15) 
 )()()())0()00(()( ),0(}0{ ttDvtvvtDv ∞χ⋅⊕χ⋅⊕−=     (16) 
 )()())0()00()0()00(()( }0{ tDvtvvvxtDx ⊕χ⋅⊕−⊕⊕−=  (from (15),(16)) 
  )()()00()00( }0{ tDvtvx ⊕χ⋅−⊕−=      (17) 
 )()())0()0(()( ),[
),(
tDxtxtytDy d
tdt
∞
−∈ξ
χ⋅ξ⋅−⊕−= U     (the hypothesis SDBRIDC) 
 ⋅χ⋅−⊕χ⋅−⊕−=
∞−∞
))()0()()00()0(( ),0(]0,( ttvtxty  
  )())()()00()00(( ),[
),(
}0{ tDvvx d
tdt
∞
−∈ξ
χ⋅ξ⊕ξχ⋅−⊕−⋅ U  (from (11),(17)) 
 ⋅χ⋅−⊕−=
∞
)())0()0(( ),0( ttvty     ( )00()00( −=− xy ) 
  )())()()00()00(( ),[
),(
}0{ tDvvx d
tdt
∞
−∈ξ
χ⋅ξ⊕ξχ⋅−⊕−⋅ U  
 )()()0()0( ),[
),(
tDvtvty d
tdt
∞
−∈ξ
χ⋅ξ⋅−⊕−= U       (18) 
SDBRIDC Fig 5b) 
 )()())0()0(()( ),[
),(
tDututvtDv d
tdt
∞
−∈ξ
χ⋅ξ⋅−⊕−= U  (the hypothesis SDBRIDC) (19) 
 )()00()00()0()0( ]0,( tvxtxtv −∞χ⋅−⊕−⊕−=−   (from (14))  (20) 
 )()0()()00()0( ),0(]0,( ttututu ∞−∞ χ⋅−⊕χ⋅−=−      (21) 
 )()())0()()00()00()0(()( ),[
),(
]0,( tDututvxtxtDx d
tdt
∞
−∈ξ
−∞
χ⋅ξ⋅−⊕χ⋅−⊕−⊕−= U  
  )()00()00( }0{ tvx χ⋅−⊕−⊕    (from (17),(19),(20)) 
 ⊕χ⋅−⊕χ⋅−=
∞−∞
)()0()()00(( ),0(]0,( ttxtx  
 ⋅χ⋅−⊕χ⋅−⊕χ⋅−⊕−⊕
∞−∞−∞
))()0()()00()())00()00(( ),0(]0,(]0,( ttututvx  
  )()00()00()()( }0{),[
),(
tvxtDu d
tdt
χ⋅−⊕−⊕χ⋅ξ⋅
∞
−∈ξ
U  (from (21) 
 )()00()00()()()())0()0(( }0{),[
),(
),0( tuxtDuttutx d
tdt
χ⋅−⊕−⊕χ⋅ξ⋅χ⋅−⊕−=
∞
−∈ξ
∞ U  
       ( )00()00( −=− vu ) 
 )()00()00()()()0()0( }0{),[
),(
tuxtDututx d
tdt
χ⋅−⊕−⊕χ⋅ξ⋅−⊕−=
∞
−∈ξ
U   (22) 
A comparison between the forms of (18) and (22) is interesting. 
2.4 Circuit With Feedback Using a Logical Gate NOT 
 Let the next circuit, where the logical gate and the wires have delays 
 
 
Fig 6 
 
and the circuits to be analyzed are the next ones 
 
 
a) 
 
b) 
Fig 7 
 
Fig 7 a), respectively Fig 7 b) result from and keep the notations of Fig 5 a), b) (the modeling 
coincides), respectively of Fig 5 c). In Fig 7 the logical gate is supposed to be ideal 
   )()()()00()( ),0[)0,( ttvtxtx ∞−∞ χ⋅⊕χ⋅−=     (1) 
as well as the wires and the delays are localized in the delay circuits. We shall write the 
relations between yxvu ,,,  and we shall try to eliminate three of the four variables. 
SC Fig 7 a) 
 We suppose that x  is of the form 
   )()()()()( ),0[0)0,( ttxttxtx tt ∞−∞ χ⋅⊕χ⋅=     (2) 
and from SC this implies that v  is of the form 
   )()()()()( ),1[1)1,( ttvttvtv tt ∞−∞ χ⋅⊕χ⋅=     (3) 
where 
     )()( 10 tvtx =       (4) 
and 0,0 10 ≥≥ tt . On the other hand (1), (2) and (3) show that 
     )()( 10 tvtx =       (5) 
(4) and (5) are contradictory, meaning the falsity of the hypothesis (2). A major difference 
exists between the facts from 2.2 and the present ones: SC did not bring there information on 
x , that circuit could be stable or unstable, unlike here where (2) is false, the circuit is unstable 
and instead of (2) we can write 
  ⊕χ⋅−⊕χ⋅−=
−∞
)()00()()00()( )1,0[)0,( txtxtx ttt  
    ...)()00()()00( )3,2[)2,1[ ⊕χ⋅−⊕χ⋅−⊕ txtx tttt   (6) 
where ...0 210 <<<≤ ttt  is unbounded. 
BDC Fig 7 a) 
 The system is the next one 
    UI
),[),[
)()()(
tfdttrdt
xtvx
−∈ξ−∈ξ
ξ≤≤ξ     (7) 
thus from (1): 
 ≤≤ξχ⋅ξ⊕ξχ⋅−
−∈ξ
∞−∞
)())()()()00((
),[
),0[)0,( tvvx
trdt
I  
    U
),[
),0[)0,( ))()()()00((
tfdt
vx
−∈ξ
∞−∞
ξχ⋅ξ⊕ξχ⋅−≤   (8) 
Case 0)00( =−x  
 The functions UI
),[
),0[
),[
),0[ )()(),(,)()(
tfdttrdt
vtvv
−∈ξ
∞
−∈ξ
∞
ξχ⋅ξξχ⋅ξ  are all null for 0≤t . 
At the right of 0, because U
),[
),0[ )()(,1)0(
tfdt
vv
−∈ξ
∞
ξχ⋅ξ=  becomes 1 and if v  continues to 
remain 0, in the point I
),[
),0[ )()(,
trdt
r vdt
−∈ξ
∞
ξχ⋅ξ=  becomes 1, thus rdt ≤< 00  exists so that 
1)( 0 =tv . At the right of 0t , because I
),[
),0[0 )()(,0)(
trdt
vtv
−∈ξ
∞
ξχ⋅ξ=  is 0 and if v  continues to 
be 1, in the point U
),[
),0[0 )()(,
tfdt
f vdt
−∈ξ
∞
ξχ⋅ξ+  becomes 0, in other words fdttt +≤< 010  
exists so that 0)( 1 =tv  etc. The conclusion is that the unbounded family ,...,, 210 ttt  exists so 
that 
         rdt ≤< 00       (9) 
     fdttt +≤< 010  
     rdttt +≤< 121  
     fdttt +≤< 232  
 
and 
    ...)()()( )3,2[)1,0[ ⊕χ⊕χ= tttv tttt     (10) 
Case 1)00( =−x  
 In similar conditions with the previous ones, the solutions v  of (8) are of the form 
   ...)()()()( )4,3[)2,1[)0,( ⊕χ⊕χ⊕χ= −∞ ttttv ttttt    (11) 
where 
         fdt ≤< 00       (12) 
     rdttt +≤< 010  
     fdttt +≤< 121  
     rdttt +≤< 232  
 
 Adding AIC to BDC gives the minimal length of the 0-pulses, respectively of the 1-
pulses 
 in (10):   kkr tt 212 −<δ +      (13) 
     1222 ++ −<δ kkf tt  
 in (11):   kkf tt 212 −<δ +      (14) 
     1222 ++ −<δ kkr tt  
for all 0≥k . 
 RIC is the next one: 
    I
],[
)()()0(
rrtrt
xtvtv
µ+δ−δ−∈ξ
ξ≤⋅−     (15) 
    I
],[
)()()0(
fftft
xtvtv
µ+δ−δ−∈ξ
ξ≤⋅−     (16) 
(10) gives (case 0)00( =−x ): 
  )()()0( ,...}4,2,0{ ttvtv tttχ=⋅−       (17) 
 =⊕ξχ⊕ξχ⊕ξχ=ξχ⋅ξ
µ+δ−δ−∈ξµ+δ−δ−∈ξ
∞ II
],[
)4,3[)2,1[)0,0[
],[
),0[ ...))()()(()()(
rrtrt
ttttt
rrtrt
v  
 ...)()()( )4,3[)2,1[)0,[ ⊕χ⊕χ⊕χ= µ−δ+δ+µ−δ+δ+µ−δ+δ ttt rrtrtrrtrtrrtr   (18) 
and inequality (15) 
...)()()()( )4,3[)2,1[)0,[,...}4,2,0{ ⊕χ⊕χ⊕χ≤χ µ−δ+δ+µ−δ+δ+µ−δ+δ tttt rrtrtrrtrtrrtrttt  
is equivalent with 
...),[),[),[,...},,{ 43210420 ∨µ−δ+δ+∨µ−δ+δ+∨µ−δ+δ⊂ rrrrrrrrr tttttttt  
Similarly, from (10) and (16): 
...),[),[),(,...},,{ 3210531 ∨µ−δ+δ+∨µ−δ+δ+∨µ−δ−∞⊂ ffffffff ttttttt  
Equation (11) (case 1)00( =−x ) combined with RIC gives restrictions of the same nature. 
FDC Fig 7b) 
 (1) is true together with 
     )()( 1dtxtu −=      (19) 
     )()( 2dtutv −=      (20) 
where 0,0 21 ≥≥ dd  and by eliminating vu,  we obtain 
   )()()()00()( ),0[21)0,( tddtxtxtx ∞−∞ χ⋅−−⊕χ⋅−=    (21) 
Case 021 =+ dd  
 Equation (21) is incompatible. 
Case 021 >+ dd  
 The solution of (21) is 
 ⊕χ⋅−⊕χ⋅−= +−∞ )()00()()00()( )21,0[)0,( txtxtx dd  
  ...)()00()()00( ))21(3),21(2[))21(2,21[ ⊕χ⋅−⊕χ⋅−⊕ ++++ txtx dddddddd  (22) 
DBRIDC Fig 7 a) 
(1) is true together with 
   I
],[
)()0()()0(
rmrdtrdt
xtvtvtv
+−−∈ξ
ξ⋅−=⋅−     (23) 
   I
],[
)()0()()0(
fmfdtfdt
xtvtvtv
+−−∈ξ
ξ⋅−=⋅−     (24) 
where )00()00(,0,0 −=−≤≤≤≤ xvdmdm ffrr  and by eliminating x  we get 
 I
],[
),0[)0,( ))()()()00(()0()()0(
rmrdtrdt
vxtvtvtv
+−−∈ξ
∞−∞
ξχ⋅ξ⊕ξχ⋅−⋅−=⋅−   (25) 
 I
],[
),0[)0,( ))()()()00(()0()()0(
fmfdtfdt
vxtvtvtv
+−−∈ξ
∞−∞
ξχ⋅ξ⊕ξχ⋅−⋅−=⋅−   (26) 
 We suppose that 0)00( =−x . 
Case 0,0 >−>− ffrr mdmd  
 Because in (25) we have 0)(),,0[ =ξ∈ξ∀ vdr , the implication is 1)( =rdv . Because 
in (26) we have 1)(),,[ =ξ+∈ξ∀ vddd frr , the implication is 0)( =+ fr ddv  etc. The 
solution is 
 ...)()()()( )33,23[)22,2[),[ ⊕χ⊕χ⊕χ= +++++ ttttv fdrdfdrdfdrdfdrdfdrdrd  (27) 
Case 00 =−=− ffrr mdormd  
 We suppose that 0>= rr md  is true. (25) is in this situation 
        )()()()0()()()0()()0(
),[
),0[
],[
),0[ tvvtvvtvtvtv
trdttrdt
⋅ξχ⋅ξ⋅−=ξχ⋅ξ⋅−=⋅−
−∈ξ
∞
−∈ξ
∞ II  (28) 
For 0)(, =< tvdt r  and at rdt =  we get the contradiction )()( rr dvdv = . The system is 
incompatible. The possibilities 0,0,0 ==>=== ffffrr mdmdmd  result in 
incompatible systems too. 
 The situation when 1)00( =−x  is to be treated similarly. 
SDBRIDC Fig 7b) 
 (1) is true together with 
  )()())0()0(()( ),1[
),1(
tDxtxtytDy d
tdt
∞
−∈ξ
χ⋅ξ⋅−⊕−= U    (29) 
  )()())0()0(()( ),2[
),2(
tDytytvtDv d
tdt
∞
−∈ξ
χ⋅ξ⋅−⊕−= U    (30) 
where 0,0 21 >> dd . We have )00()00()00( −=−=− vyx . 
 We suppose that 0)00( =−x  and (30) used under the form 0)0( =Dv  gives 0)0( =v . 
 From (1), 1)0( =x . From (29), y  becomes 1 at the time instant 1d . From (30), v  
becomes 1 at the time instant 21 dd + , when in (1) x  becomes 0. The conclusion is: 
  ...)()()( )2313,2212[)21,0[ ⊕χ⊕χ= +++ tttx dddddd     (31) 
  ...)()()( )2314,2213[)212,1[ ⊕χ⊕χ= +++ ttty ddddddd    (32) 
  ...)()()( )2414,2313[)2212,21[ ⊕χ⊕χ= ++++ tttv dddddddd    (33) 
 The situation when 1)00( =−x  is similar. 
 The solutions are in this case the same like at FDC. 
2.5 First Conclusions 
 Some of the facts that were presented in this section have been studied by us some 
time ago and they have brought a direction of research called pseudo-Boolean differential and 
integral calculus that is interesting by itself, being related with mathematical analysis ([22] 
and others). We can define for the functions }1,0{→R  derivatives, integrals, convolution 
products, distributions etc and many notions and results from the real mathematical analysis 
have analogues of this type. It is interesting also the study of the equations and of the 
inequalities written with such functions, in no direct relation with digital electrical 
engineering. 
 Another direction of research is the present one, related with the asynchronous 
circuits. Starting from the known models as well as using the intuition suggested by the 
literature, modeling is abstracted by defining the delay conditions, shortly the delays, as real 
time models of the delay circuits. From this moment, the construction of new models is 
natural. On the other hand, the way that the delay circuit is generalized by the C-element of 
Muller, the delays are generalized by the 2-delays and generally by the n-delays, that are the 
models of the C-elements of Muller. An example of this nature is sketched at 11.3. 
3. Preliminaries 
3.1 The Boole Algebra with Two Elements 
3.1.1 Definition The set }1,0{=B  is called the binary Boole algebra, or the Boole algebra 
with two elements. It is endowed with: 
 - the order 10 <  
 - the laws:  
  unary: '' , the complement 
  binary: ''∪  the reunion, '' ⋅  the intersection, ''⊕  the modulo 2 sum  
defined in the next table: 
011
100
10
101
000
10
111
100
10
01
10
⊕⋅∪
 
Table 1 
We give the usual meaning to the binary relations on B : ≥≤> ,, . 
3.1.2 Remarks ),,,( ⋅∪B  is a Boole algebra indeed and ),,( ⋅⊕B  is a field, where the 
inverse of a  relative to ⊕  is a  itself: 0=⊕ aa . The relation between the order and the laws 
of B  is expressed by: 
bababa ≥⇔≤∈∀ ,, B  
),min(),,max(,, bababababa =⋅=∪∈∀ B  
)(),(,,, cabacbcabacbcba ⋅≤⋅⇒≤∪≤∪⇒≤∈∀ B  
3.1.3 Definition Let the binary generalized sequence Jjjx ∈)( . We define 
0,
,0
1,,1
=


 =∈∃
=
∅∈∈
UU
j
j
j
Jj
j xotherwise
xJjif
x  
1,
,1
0,,0
=


 =∈∃
=
∅∈∈
II
j
j
j
Jj
j xotherwise
xJjif
x  
3.1.4 Definition The functions mnf BB →: , 1, ≥mn  and as a special case the functions 
BB →nf :  are called Boolean functions. 
3.2 Generalities on the BR→  Functions 
3.2.1 Definition The next order and laws are induced on RB  by those of B : 
)()(, tgtftgf ≤∀⇔≤  
)()(, tftft =∀  
)()())((, tgtftgft ∪=∪∀  
)()())((, tgtftgft ⋅=⋅∀  
)()())((, tgtftgft ⊕=⊕∀  
where BR→:, gf  and R∈t . The fact that we have abusively used the same notations for 
different orders and laws will cause no misunderstanding. 
3.2.2 Definition We note with BR→χ :A , where R⊂A , the characteristic function of the 
set A : 



∉
∈
=χ
At
At
tA ,0
,1
)(  
3.2.3 Definition The support of the function BR→:f  is the set R⊂fsupp  defined by 
}1)(,|{ =∈= tfttfsupp R  
3.2.4 Remarks The next properties are true for all R∈t  and all BR→:, gf : 
1)(,0)( =χ=χ∅ tt R  
)()( ttf fsuppχ=  
gsuppfsuppgf ⊂⇔≤  
fsuppfsupp −= R  
gsuppfsuppg)fsupp ∨=∪(  
gsuppfsuppg)fsupp ∧=⋅(  
gsuppfsuppg)fsupp ∆=⊕(  
In fact we can identify RB  and R2  from the point of view of the order and of the algebraical 
properties. 
3.2.5 Definition We say that BR→:f  has a limit when t  tends to infinite if 
)'()(,',' tftfttt =≥∀∃  
The number )'(tf  that does not depend on 't  is noted with )(lim tf
t ∞→
. 
3.3 Limits and Derivatives. The Continuity and the Differentiability of the BR→  
Functions 
3.3.1 Definition Let BR→:f . If the function BR→− :f  exists so that 
)()(),,(,0, tffttt −=ξε−∈ξ∀>ε∃∈∀ R  
i.e. if for any t  and any t<ξ  sufficiently close to t , )(ξf  depends on t  only and not on ξ , 
we say that f  has left limit or that the left limit of f  exists. Similarly if BR→+ :f  exists 
having the property that 
)()(),,(,0, tffttt +=ξε+∈ξ∀>ε∃∈∀ R  
is true, we say that f  has right limit or that the right limit of f  exists. In the hypothesis that 
both previous properties are satisfied, we use to say that f  is differentiable. )(),( tftf +−  are 
sometimes noted with )0(),0( +− tftf  and are called the left limit, respectively the right 
limit (function) of f . 
3.3.2 Definition The functions  
)()0()(),()0()( 1001 tftftfDtftftfD ⋅−=⋅−=  
)0()()(,)0()()( *01
*
10 +⋅=+⋅= tftftfDtftftfD  
are called the left and the right semi-derivatives of f  and the functions  
)()0()()0()()0()( tftftftftftftDf ⋅−∪⋅−=⊕−=  
)()0()()0()()0()(* tftftftftftftfD ⋅+∪⋅+=⊕+=  
are called the left, respectively the right derivative of f . 
3.3.3 Definition f  is left continuous, respectively right continuous, if 
)0()(, −=∀ tftft  
)0()(, +=∀ tftft  
3.3.4 Remark We can prove [22] that the only differentiable BR→  functions that are both 
left continuous and right continuous (on an interval) are the two  constant functions (on that 
interval). If the differentiable function f  is right continuous, then it is constant (on an 
interval) iff 0)( =tDf  (on that interval) and a dual property holds for the differentiable left 
continuous functions. 
3.3.5 Examples a)  )()()( }2{]1,0[ tttf χ⊕χ=  
is a differentiable function, that is neither left, nor right continuous. More precisely 
  )()0(),()0( )1,0[]1,0( ttfttf χ=+χ=−  
  )()()(*),()()( }2{}1{}2{}0{ tttfDtttDf χ⊕χ=χ⊕χ=  
 b) The function 
    U
1
]2
1,12
1(
)()(
≥ +
χ=
n nn
ttf  
is left continuous, as it has the property that )0( −tf  exists and it is equal with )(tf . )0( +tf  
does not exist however, because for 0=t , we have 
)'()(),,0(',,0 ξ≠ξε∈ξξ∃>ε∀ ff  
3.4 The Properties of the Limits and of the Derivatives 
3.4.1 Theorem If gf ,  have left limit, respectively right limit, then the next properties hold 
 a) DffD =  
 b) DgDfgfD ⊕=⊕ )(  
 c) DgDfDfgDgfgfD ⋅⊕⋅⊕⋅=⋅ )(  
respectively the dual properties. 
Proof  a) =⊕−=⊕−= )()0()()0()( tftftftftfD =⊕⊕−⊕ )(1)0(1 tftf  
)()()0( tDftftf =⊕−=  
3.4.2 Theorem a) If f  has left limit, then −f  has left limit and 
−−−
= ff )(  
 b) If f  is differentiable, then −f  has right limit and 
++−
= ff )(  
the dual statements of a), b) being also true. 
Proof a) Let t  arbitrary and fixed, tt <'  and −f  with the property 
)()(),,'( tfftt −=ξ∈ξ∀  
We fix the numbers ωξ,  arbitrary with tt <ω<ξ<' . We have )()( ω=ξ ff  and, as )(ξf  
depends only on ω  -not on ξ - we get )()( ω=ξ −ff . On the other hand )()( tff −− =ω  thus 
)(ω−f  is independent on ω  -it depends only on t -and we get )()()( tff −−− =ω . We have 
obtained )()()()( tfftf −−−− =ω= . 
3.4.3 Corollary a) For f  with left limit, Df  has left limit and 
DfDDf =  
 b) If f  is differentiable, then 
DfDfD =*  
Proof  a) ⊕−=⊕−= )0())()0(()( tftftfDtDDf )()()0()0( tDftftftf =⊕−⊕−  
 b) )()()0()0()0())()0((*)(* tDftftftftftftfDtDfD =⊕−⊕+⊕+=⊕−=  
3.4.4 Remark The way that the left, respectively the right limits are iterated shows that we do 
not need to work with derivatives of the second or higher order. 
3.4.5 Notation We note with RR→τ :d  the translation with R∈d : 
dttd −=τ )(  
3.4.6 Theorem Let R∈d  arbitrary. f  has left limit iff df τo  has left limit. Similar 
properties hold for the left continuity, the differentiability etc. 
Proof Obvious. 
3.4.7 Remark The compatibility between the Boolean laws and the translation is given by 
dd ff τ=τ oo  
ddd gfgf τ∪τ=τ∪ ooo)(  
etc and the compatibility between the limits, the derivatives  and respectively the translation is 
expressed by the equations 
−− τ=τ )( dd ff oo , ++ τ=τ )( dd ff oo  
)( dd fDDf τ=τ oo , )(** dd fDfD τ=τ oo  
3.5 Conventions Concerning the Drawings of the Graphics of the BR→  Functions 
3.5.1 Conventions In order to make easier the understanding of the BR→  functions, we 
make the next conventions concerning the drawing of their graphics: 
 a) the two values 0,1 are not written on the vertical axis. They are supposed to be 
known, the only necessary convention is that the low value be associated with 0 and the high 
value be associated with 1 
 b) we draw vertical lines in these points where the function switches (the discontinuity 
points), even if the vertical lines do not belong to the graphic 
 c) we put bullets on the vertical lines that are drawn like at b), underlining this way the 
points that actually belong to the graphic (the value of the function in the switching point) 
 d) we avoid writing values on the time axis, i.e. the horizontal one, whenever this 
causes no misunderstanding. 
3.5.2 Example We give the example of the next figure, where we have drawn the graphics of 
the functions from 3.3.5 a). 
 
 
Fig 8 
4. Signals 
4.1 The Definition of the Signals 
4.1.1 Definition A function BR→:f  is called (electrical) signal2, if 
 i) it is differentiable 
 ii) it is right continuous 
 iii) ),0[ ∞⊂fDsupp  
The set of the signals is noted with S  and the set of the non-empty subsets of S  is noted 
)(* SP . 
4.1.2 Remark We give an interpretation to the previous definition. The next property, that 
can be inferred from i) 
Dfsupptttttt ∧⇒<∈∀ )",'("',",' R  is a finite set 
is the finite variability, a signal switches finitely many times in any bounded time interval and 
it is an inertia request. The right continuity of f  is a property of causality, or non-
anticipation and it is related to the fact that the present depends on the past and maybe on the 
present itself, but not on the future. The request iii) is related to the initial time that is 0 -but 
this condition is also one of non-anticipation. The anticipative systems having an evolution 
with the time axis reversed and where the present depends on the future and maybe on the 
present itself, are modeled by differentiable left continuous functions f  with 
]0,(* −∞⊂fDsupp  
 We have just indicated how the dual notion to that of signal is to be defined. 
4.1.3 Theorem The next conditions are equivalent for the function BR→:f : 
                                                
2 These functions, or similar functions with the same role in modeling, have also been called in literature (see 
[1], [14], [16]) Boolean signals, piecewise constant signals, piecewise continuous signals, non-zeno signals and 
respectively finite variability signals. 
 a) f  is signal 
 b) the unbounded family ...0 210 <<<≤ ttt  exists so that 
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Sketch of proof )) ba ⇒  4.1.1 i) implies the existence of an upper and lower unbounded 
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4.1.1 ii), 4.1.1 iii) and the previous equation imply b). 
)) ab ⇒  It is shown that ,t∀  three possibilities exist: 
   i) 0tt < ; then )()0()0( tftftf =+=−  
  ii) 0tt ≥  and kttk =∃ , ; then )()0(,0),1(
1),(
)0( 1 k
k tftf
kf
ktf
tf =+



=−
≥
=−
−  
 iii) 0tt ≥  and ),(, 1+∈∃ kk tttk ; then )()0()0( ktftftf =+=−  
4.1.4 Theorem Let Sf ∈  an arbitrary signal and R∈d . The following statements are true: 
 a) df τo  is differentiable and right continuous 
 b) ),0[ ∞⊂τ⇔∈τ dd DfsuppSf oo  
 c) if 0≥d , then Sf d ∈τo . 
Proof a) results from 4.1.3 b), because df τo  has the same form like f  except the request 
00 t≤ . b) results from )(
dd fDDf τ=τ oo  (see Remark 3.4.7) and from a). For c), we take in 
consideration the fact that 
DfsuppdtDfdtdtDftfDsupp d +==+==−=τ }1)(|{}1)(|{)( o  
and b) also, implication ⇐ : 
⇒∞⊂+⇒∞⊂≥ ),0[),0[0 DfsuppdDfsuppandd  
SffDsupp dd ∈τ⇒∞⊂τ⇒ oo ),0[)(  
4.1.5 Remarks ),( ≤S  is an ordered set, with ≤  induced from RB  and the constant functions 
0, 1 are the null and respectively the universal element of S . ),,,( ⋅∪S  is a Boolean algebra 
and ),,( ⋅⊕S  is a commutative ring. 
 In S , the next equivalence holds, see Remark 3.3.4: 
 a) f  is constant (on certain intervals) 
 b) 0=Df  (on certain intervals). 
4.1.6 Definition Let Sf ∈ . By 1-pulse, respectively 0-pulse of the signal f  we mean the 
existence of the numbers "' tt <  with the property that 
0)"()0'(1)(),",'[ ==−=ξ∈ξ∀ tftfandftt  
1)"()0'(0)(),",'[ ==−=ξ∈ξ∀ tftfandftt  
is true. In this case we say that f  has a 1-pulse, respectively a 0-pulse of length '" tt − . 
4.2 Useful Lemmas 
4.2.1 Theorem Let f  some differentiable function and the numbers dm ≤≤0 . The functions 
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Proof If 0=m , then )()()( dtftt −=Ψ=Φ  is differentiable and we use Definition 3.1.3 
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UI ff ). 
 We suppose now that 0>m . Let t  arbitrary and fixed. The left limit of f  in dt −  
shows the existence of 01 >ε  with 
)0()(),,( 1 −−=ξ−ε−−∈ξ∀ dtffdtdt  
and the left limit of f  in mdt +−  shows the existence of 02 >ε  so that 
)0()(),,( 2 −+−=ξ+−ε−+−∈ξ∀ mdtffmdtmdt  
For any ),,min(0 21 mεε<ε<  we infer 
  =ξ⋅ξ=ξ=ε−Φ
ε−+−−∈ξ−ε−−∈ξε−+−ε−−∈ξ
III
],[),[],[
)()()()(
mdtdtdtdtmdtdt
ffft  
   =ξ⋅−−=
ε−+−−∈ξ
I
],[
)()0(
mdtdt
fdtf  
   =−+−⋅ξ⋅−−=
ε−+−−∈ξ
)0()()0(
],[
mdtffdtf
mdtdt
I  
   =ξ⋅ξ⋅−−=
+−ε−+−∈ξε−+−−∈ξ
II
),(],[
)()()0(
mdtmdtmdtdt
ffdtf  
   I
),[
)()0(
mdtdt
fdtf
+−−∈ξ
ξ⋅−−=  
Because the value of )( ε−Φ t  does not depend on ε , we get )0()( −Φ=ε−Φ tt  and because 
t  was arbitrary, (1) is proved. 
 The right limit of f  in dt −  shows the existence of 03 >ε  so that 
)0()(),,( 3 +−=ξε+−−∈ξ∀ dtffdtdt  
and on the other hand the right limit of f  in mdt +−  shows the existence of 04 >ε  with 
)0()(),,( 4 ++−=ξε++−+−∈ξ∀ mdtffmdtmdt  
 We take some ),,min('0 43 mεε<ε<  for which we have 
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The fact that )'( ε+Φ t  does not depend on 'ε  shows that =ε+Φ )'(t )0( +Φ t  and because t  
was arbitrary, (2) is true. Φ  is differentiable. 
 The proof for Ψ  is similar. 
4.2.2 Theorem In the previous conditions and with the previous notations, we have: 
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4.2.3 Theorem If f  is signal, then ΨΦ,  are signals. 
Proof If 0=m  and )()()( dtftt −=Ψ=Φ , then the differentiable function )( dtf −  is signal, 
from Theorem 4.1.4 c). We consider from this moment that 0>m . 
 We know from Theorem 4.2.1 that Φ  is differentiable and we must show that it 
satisfies 4.1.1 ii) and 4.1.1 iii). The right continuity of f  in dt −  shows that 01 >ε  exists 
with 
)()(),,[ 1 dtffdtdt −=ξε+−−∈ξ∀  
and the right continuity of f  in mdt +−  shows the existence of 02 >ε  so that 
)()(),,( 2 mdtffmdtmdt +−=ξε++−+−∈ξ∀  
 Let ),,min(0 21 mεε<ε<  and we conclude 
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Thus )( ε+Φ t )()0( tt Φ=+Φ= . Φ  is right continuous.  
 Moreover, the property 4.1.1 iii) is fulfilled since from 4.2.2: 
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and, because mdd ff −ττ oo ,  are signals 
),0[)(),,0[)( ∞⊂τ∞⊂τ −mdd fDsuppfDsupp oo  
we have 
),0[)()( ∞⊂τ∨τ⊂Φ −mdd fDsuppfDsuppDsupp oo  
 Φ  is signal. 
 The proof for Ψ  is dual. 
5. An Overview of the Delays: Informal Definitions 
5.1 We present now some of the intuitive knowledge that has generated the efforts represented 
by the present work.  
 At least two things are understood by the word delay: a real non-negative number d  
see 5.2, 5.3 and a logical condition see 5.4 and the following. These two occur usually 
together in definitions, since a complete separation is very difficult. 
5.2 Informal definitions As real non-negative number, the word delay is a short form for one 
of the following i), ii). 
 i) propagation delay, or transport delay [10] representing the 'time interval between a 
transition in an input to the gate and a corresponding output transition. If the output 
transition changes from 0 to 1, the delay is rising, otherwise falling. The same notion is 
called in [12], [13] transmission delay for transitions. 
 ii) inertial delay representing [10] the 'minimum amount of time during which an input 
signal must persist to affect a change at the output". In [12], [13] the same notion is called 
threshold for cancellation and in [14] latency delay. 
5.3 Convention The distinct numbers 5.2 i) and 5.2 ii) are generally taken to be equal [14] 
when the last exists, i.e. in the presence of inertia. We quote the next opinion:[12], [13]: 'A 
common form of implementation of the inertial delay model is the one in which the 
transmission delay d  for transitions is the same as the threshold for cancellation. In other 
words, when a transition appears at the input, the transition will appear at the output after d  
unless a second transition occurs within that period'. 
5.4 Classification of delays The logical condition called delay condition defines a model and 
idioms like 'fixed delay' will often be used as a short form for 'fixed delay condition' or 'fixed 
delay model' etc. The delays to follow are all logical conditions defined informally.  
 Thus, from the timing properties point of view, we have 
 a) unbounded delays 
 b) bounded delays 
 c) fixed delays  
and from the memory properties point of view, the delays are: 
 i) pure delays, i.e. delays without memory 
 ii) inertial delays, i.e. delays with memory. 
5.5 Informal definition The unbounded delays are defined  
 a) [7]: 'a delay may take on any finite value' 
 b) [11]: 'no bound on the magnitude is known a priori, except that it is positive and 
finite'. 
5.6 Remark The unbounded delay model is evaluated in [5] to be 'robust to delay variations', 
but 'unrealistically conservative'. 
5.7 Informal definition The bounded delays are defined in the next manner: 
 a) [7]: 'a delay may have any value in a given time interval' 
 b) [11]: a delay is bounded 'if an upper and lower bound on its magnitude are known 
before the synthesis or analysis of the circuit is begun' 
 c) [5] 'every component is assumed to have an uncertain delay, that lies between given 
upper and lower bounds. The delay bounds take into account potential delay variations due to 
statistical fluctuations in the fabrication process, variations in ambient temperature, power 
supply etc'.  
 d) [10]: In practice, manufactured circuits of the same design may have different gate 
delays due to manufacturing fluctuations in delay related parameters such as capacitance, 
resistivity and transistors sizes. To be practical, we need to provide an analysis for not just a 
manufactured instance of a design but the entire family of manufactured circuits of the same 
design. To model manufacturing uncertainties, we assume the gate delays to be variable 
within closed intervals. Therefore a complete delay analysis determines the delays of circuits 
with variable gate delays 
5.8 Remarks The bounded delay model is considered to be the most realistic one from the 
three: unbounded, bounded and fixed delays. 
 To be remarked in this context the necessary supplementary conditions (of speed-
independence, or delay insensitiveness for example) of invariance relative to the variation of 
the delays, required in the synthesis procedure of the circuits. 
 On the other hand, non-conflicting differences occur in the approaches when defining 
and using the unbounded and the bounded delays: from having no lower bounds or upper 
bounds, the poorest case of the delay model, to having four such bounds ,max,min, rr dd ≤  
max,min, ff dd ≤ , the richest case of bounded delay that makes use of the distinction between 
the rising and the falling delays. The more detailed the model is, the more difficult is its 
handling and the more realistic are its results. 
5.9 Informal definition The fixed delays are a special case of bounded delays, when 'a delay 
is assumed to have a fixed value', [7] and the lower bounds of the delays are equal with the 
upper bounds of the delays making the delay be fixed, known.  
5.10 Remark The fixed delay model is considered to be very unrealistic, in the sense that 
small variations of the delays due to variations in the ambient temperature, power supply, 
cause great, unacceptable differences between the model and the modeled circuit. [5]: Since 
it is almost impossible to obtain a precise delay of a component in a chip, this is not a 
realistic model for timing verification purpose. 
5.11 Informal definition The pure delays, or ideal delays are defined like this. 
 a) [11]: a delay is considered to be pure 'if it transmits each event on its input to its 
output, i.e. it corresponds to a pure translation in time of the input waveform'. 
 b) [5]: a pure delay simply shifts a waveform in time without altering its shape. 
 The same idea is found in [10], where the pure delay timed Boolean functions are 
defined. 
5.12 Remark [13] refers to the pure delays, by considering that This model is unrealistic in 
the sense that practical gates will not transit a pulse caused by two transitions very close 
together whereas the model guarantees that every transition will be at the output irrespective 
of the proximity of the successive pulses. 
5.13 Informal definition The inertial delays (or latency delays) have generated the most 
controversies, see also [5], [10]. The next opinions are generally accepted. 
 a) [12], [13] The inertial delays 'model the fact that the practical circuits will not 
respond to two transitions which are very close together. The inertial delay model is one in 
which input transitions are replicated at the output after some period of time unless two 
transitions occur at the input within some defined period, in which case neither transition is 
transmitted'.  
 b) [11]: 'pulses shorter than or equal to the delay magnitude are not transmitted', see 
also Convention 5.3. 
 c) [7] an inertial delay has a threshold period d . Pulses of duration less than d  are 
filtered out, compatible with Convention 5.3 again. 
5.14 Alternative definition In [1], [14] the authors show intuitively, like above, what inertia 
is and then two variants of fixed, respectively bounded inertial delays are mentioned. We 
reproduce only the second variant from [1], called there non-deterministic inertial delay, for 
making the exposure as simple as possible and for the same reason we have changed the 
language and the notations. B∈0x  and the real numbers maxmin0 dd ≤≤  are given and the 
requests are 
 i) 0min )(),,0[ xtxdt =∈∀  initialization 
 ii) mindt ≥∀ , ],['1)( minmax dtdtDusuppttDx −−∧∈∃⇒=  such that 
∅=∧= Dusuppttandtutx ),'()'()(  
 iii) ∅≠∧++∅≠∧+∈∀ DxsuppdtdtorDusuppdttDusuppt ],[],(, maxminmax  
5.15 Remark In [1] we can find the next observation relative to definition 5.14: 'one could 
assume that changes should persist for at least 1l  time units but propagated after 122 , lll >  
time', in other words one could abandon for the sake of accuracy the common form of 
implementation of the inertial delay model from Convention 5.3. 
5.16 Alternative definition We refer now to the approach from [4], where two variants of 
fixed, respectively of bounded inertial delays are given also, from which we reproduce the 
second one under the form: 
 i) )()(),,[1)( min txutdttDx =ξ−∈ξ∀⇒=  
 ii) ⇒=ξ+∈ξ∀∈∀ ))(),,[((, max audtta B  
     )))(),,[),,[( maxmax axdtdtt =ξ+τ∈ξ∀+∈τ∃⇒  
5.17 Remark We make brief comments and a comparison between 5.14 and 5.16: 
 - terminological differences with our work occur, that the reader is asked to pay not 
very much attention at his first reading of this text. 
 - in the second definition, initialization is missing. If we start by definition from null 
initial conditions, then initialization is not necessary and if we reason for any possible initial 
value, then initialization is missing too. The possibility that initialization is missing at 5.14 
also is given by the value 0min =d . 
 - 5.14 ii) and 5.16 i) essentially express the same idea, the first condition being 
stronger. 
 - 5.14 iii) is a negligent way of expressing the idea 5.16 ii). This negligence is 
symptomatic in the sense that in the non-formalized theories that we refer to, it produces no 
effects (we quote in this context with amusement one of our mentors, professor A. C. Albu 
from Timisoara that is specialized in the Foundations of Mathematics who called our attention 
once that all the research is made in a non-formalized manner). 
6. Delays 
6.1 Stability. Rising and Falling Transmission Delays for Transitions 
6.1.1 Definition Let xu,  two signals, called input (or control) and respectively state (or 
output). The next property 
))(,,())(,,(, 2211 atxtttatuttta =≥∀∃⇒=≥∀∃∈∀ B  
is called the stability condition (SC). We say that the couple ),( xu  satisfies SC. 
 We also call stability condition the function )(*: SPSSolSC →  defined by: 
}),(|{)( SCsatisfiesxuxuSolSC =  
6.1.2 Remark SC states the next cause-effect relation between u  and x : if )(lim tu
t ∞→
 does not 
exist, then SuSolSC =)(  and if )(lim tu
t ∞→
 exists then, whichever it might be, )(lim tx
t ∞→
 exists 
and =
∞→
)(lim tx
t
)(lim tu
t ∞→
. On the other hand, the next non-anticipative statement 
))(,,())(,,(, 21211 atxttttatuttta =≥∀≥∃⇒=≥∀∃∈∀ B  
is equivalent with SC. 
6.1.3 Definition We suppose that ),( xu  satisfies SC, that )(lim tu
t ∞→
 exists and that 
∅≠Dusupp , ∅≠Dxsupp 3. We note 
DxsupptDusuppt max,max 21 ==  
The transmission delay for transitions (of x  relative to u ) is the number 0≥d  given by 
),0max( 12 ttd −=  
If 
1)()0()()0( 2211 =⋅−=⋅− txtxtutu  
then d  is called rising and if 
1)()0()()0( 2211 =⋅−=⋅− txtxtutu  
                                                
3 DysuppDx,supp  are finite, non-empty in this case. 
then it is called falling . If Dusupp , respectively Dxsupp  is empty, then ,1t  respectively 2t  
is by definition 0 and if )(lim tu
t ∞→
does not exist, then d  is not defined. 
6.2 Delays 
6.2.1 Definition A delay condition (DC) or shortly a delay is a function )(*: SPSi →  with 
)()(, uSoluiu SC⊂∀  
6.2.1 Remark The delays are the models of the delay circuits, i.e. of the circuits that compute 
the identity B1 . In practice, we usually work with systems of equations or inequalities in xu,  
and for each u , )(ui  represents the set of solutions of these systems. Definition 6.2.1 asks 
that such solutions always exist and that the systems be stable. 
6.2.3 Examples of DCs. a) }{)( uui =  is usually noted with I . More general, the equation 
}{)( duui τ= o  defines a DC when 0≥d  (see Theorem 4.1.4 c)) noted with dI . 
 b)  )}()()(,0|{)( ),[ ttutxdxui d ∞χ⋅=≥∃=  and 
  )}()()()(,0|{)( ),[),( ttuttxdxui dd ∞−∞ χ⋅⊕χ=≥∃=  
are DCs. 
 c) )()( uSolui SC=  is a DC called the unbounded delay. 
6.2.4 Theorem Let SU ⊂ , the DCs ji,  and the arbitrary function )(*: SPS →ϕ . 
 a) If  ∅≠∧∀ Uuiu )(, , then the next equation defines a DC: 
UuiuUi ∧=∧ )())((  
 b) If ji,  satisfy ∅≠∧∀ )()(, ujuiu , then ji ∧  is a DC defined by: 
)()())(( ujuiuji ∧=∧  
 c) Items a), b) are generalized by: if ∅≠ϕ∧∀ )()(, uuiu , then ϕ∧i  is a DC 
)()())(( uuiui ϕ∧=ϕ∧  
 g) The function ji ∨  that is defined in the next manner is a DC: 
)()())(( ujuiuji ∨=∨  
Proof c) The fact that ϕ∧i  takes values in )(* SP  is assured by the hypothesis 
∅≠ϕ∧∀ )()(, uuiu . Furthermore, for all u  we have 
)()()()())(( uSoluiuuiui SC⊂⊂ϕ∧=ϕ∧  
6.3 Determinism 
6.3.1 Definition Let the DC i . If )(, uiu∀  has a single element, then it is called deterministic 
and otherwise it is called non-deterministic. 
6.3.2 Remark By interpreting i  as the set of the solutions of a system, its determinism 
indicates that the solution is unique for all u  and this allows identifying a deterministic DC 
with a function SSi →: . The meaning of the non-deterministic delays consists in the fact 
that in an electrical circuit to one input u  there correspond several possible outputs )(uix∈  
depending on the variations in ambient temperature, power supply, on the technology etc. 
6.3.3 Examples At 6.2.3 dII ,  are deterministic and the other DCs are non-deterministic. 
 Let SU ⊂  and the DCs ji, . At 6.2.4 a) and respectively at 6.2.4 b), if i  is 
deterministic then )( iUi =∧  is deterministic and respectively )( iji =∧  is deterministic. 
6.3.4 Theorem For dm ≤≤0 , the next functions are deterministic DCs 
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Proof They are signals from Theorem 4.2.3. If 0)(,',' =≥∀∃ tudtd  and this is equivalent 
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in other words 1)(,' =+≥∀ txddt . We have shown that )(uSolx SC∈ .  
 The proof for U
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ξ=  is dual. 
6.4 Order 
6.4.1 Definition For the DCs ji,  we define ji ⊂  by 
)()(, ujuiu ⊂∀  
6.4.2 Remarks The inclusion ⊂  defines an order that is not total- in the set of the DCs. 
SCSol  is the unit of this ordered set: any DC i  satisfies SCSoli ⊂ . 
 We interpret the inclusion ji ⊂  by the fact that the first system contains more 
restrictive conditions than the second and modeling in the first case is more precise than in the 
second case. In particular, a deterministic DC i  contains the maximal information and the DC 
SCSol  contains the minimal information about the modeled delay circuit. 
6.4.3 Theorem Any DC j  includes a deterministic DC i . 
Proof For any u , the axiom of choice allows choosing from the set )(uj  a point x  and we 
define }{)( xui = . )(ui  is non-empty and satisfies )()()( uSolujui SC⊂⊂ , in other words i  is 
a deterministic DC. 
6.4.4 Corollary In the inclusion ji ⊂  of DCs, if j  is deterministic, then ji = . 
Proof In the previous proof, the only possibility of choosing i  is 
)()(, ujuiu =∀  
6.4.5 Examples Let SU ⊂  and the DCs ji, . If ∅≠∧∀ Uuiu )(, , then iUi ⊂∧  and if 
∅≠∧∀ )()(, ujuiu , then jiiji ∨⊂⊂∧ . 
6.5 Time Invariance 
6.5.1 Definition The DC i  is called time invariant if 
))(())((,,, dddd uixandSxuixandSudxu τ∈τ∈τ⇒∈∈τ∈∀∀∀ ooooR  
and if the previous property is not true, then i  is called time variable. 
6.5.2 Remarks We mention also a weaker version of time invariance, that we shall not use: 
))(())((,,, dddd uixSxanduixandSudxu τ∈τ⇒∈τ∈∈τ∈∀∀∀ ooooR  
 Let us suppose now that the signals BR→:f  would have been defined more 
generally by any of the next equivalent conditions, see Theorem 4.1.3: 
 a) f  is differentiable, right continuous and ),[, 00 ∞⊂∃ tDfsuppt  
 b) the unbounded family ...210 <<< ttt  exists so that 
...)()()()()()0()( )2,1[1)1,0[0)0,(0 ⊕χ⋅⊕χ⋅⊕χ⋅−= −∞ ttfttfttftf ttttt  
i.e. we relax the condition ),0[ ∞⊂Dfsupp  at a) and respectively we omit the condition 
00 t≤  at b). We keep the conditions of lower boundness of Dfsupp  and respectively of 
)( nt , that both mean the existence of some initial time instant 0t  and let us note with S
~  the 
set of these signals. Obviously SS ~⊂ . In such conditions, a time invariant DC i~  is a 
function )~(*~:~ SPSi →  ( },~|{)~(* ∅≠⊂= ASAASP ) satisfying 
 i) ))(,,())(,,(,),(~,~ 2211 atxtttatutttauixSu =≥∀∃⇒=≥∀∃∈∀∈∀∈∀ B  
 ii) ,,, R∈∀∈∀∈∀ dSxSu  
))(~())(~( dddd uixandSxuixandSu τ∈τ∈τ⇒∈∈τ oooo  
i.e. ii) reproduces 6.5.1 written with S  not with S~ . We note with Sii |
~
=  the restriction of i~  
at S . We have the next 
6.5.3 Theorem a) SuiSu ⊂∈∀ )(~,  
 b) i  is a time invariant DC 
Proof a) We suppose against all reason the existence of some Su∈  and )(~ uix∈  so that 
Sx∉ , thus ∅≠Dxsupp  and Dxsuppt min0 =  satisfies 00 <t . Then for any )0,( 0td∈  we 
have that Su d ∈τ−o  and )(~ uix∈  are both true, but Sx d ∈τ−o  is false because, see also the 
proof of Theorem 4.1.4 c) 
0min)(min 0 <+−=+−=τ
− tdDxsuppdxDsupp do  
This is in contradiction with the fact that i~  satisfies the time invariance condition 6.5.2 ii). 
 b) We take into account a). The three properties that must be fulfilled, i.e. the fact that 
∅≠∈∀ )(, uiSu , that )()(, uSoluiSu SC⊂∈∀  and the condition of time invariance 6.5.1 are 
satisfied by i  because they are satisfied by i~ . 
6.5.4 Remark If we try to replace 6.5.2 ii) with 6.5.1 written with S~  instead of S , then this 
time invariance condition becomes, see also Theorem 6.5.6 for something similar: 
)(~)(~,,~,~ dd uixuixdSxSu τ∈τ⇒∈∈∀∈∀∈∀ ooR  
The property is reasonable and it constitutes an alternative definition of time invariance for 
the DCs )~(*~:~ SPSi → , but it is too weak to produce the validity of the statement 6.5.3 a).  
 On the other hand, all the important delay conditions that we are interested in are time 
invariant. Theorem 6.5.3 allows choosing for them the initial time instant be 0 and this was 
already anticipated by Definition 4.1.1. We shall always use from this moment S  in our 
work, not S~ . 
6.5.5 Examples a) We show that dI  is time invariant, where 0≥d : for R∈'d  arbitrary, 
Su d ∈τ 'o  and )(uIx d∈ , i.e. 
dux τ= o  imply 
Suuux ddddddd ∈ττ=τ=ττ=τ + oooooo )()( ''''  
from Theorem 4.1.4 c), resulting the fact that )( '' dd
d uIx τ∈τ oo  too. 
 b) We show that SCSol  is time variable and we give the next counterexample. For 
1,1 −== du  and ),0[ ∞χ=x , the prerequisites of 6.5.1 is fulfilled under the form 
S∈τ= −111 o  and )1(),0[ SCSol∈χ ∞ , but the conclusion is false, since 
=τχ −
∞
1
),0[ o S∉χ ∞− ),1[ . 
 c) Let the time invariant DCs ji, . Then ji ∨  is time invariant and if 
∅≠∧∀ )()(, ujuiu , then ji ∧  is time invariant too. 
6.5.6 Theorem Let i  a time invariant DC. We have the next equivalence: 
)()(,0,, dd uixuixdxu τ∈τ⇔∈≥∀∀∀ oo  
Proof ⇒ Su d ∈τo  and )(uix∈  are both true, taking into account Theorem 4.1.4 c). We 
apply the time invariance of i . 
⇐  Su dd ∈ττ −oo )(  and )( dd uix τ∈τ oo  are true. By using 6.5.1 we get 
))(()( dddd uix −− ττ∈ττ oooo . 
6.6 Constancy 
6.6.1 Definition A DC i  is called constant, if 0,0 ≥≥ fr dd  exist so that for any u  and any 
)(uix∈  we have 
     )()()0( rdtutxtx −≤⋅−     (1) 
     )()()0( fdtutxtx −≤⋅−     (2) 
If the previous property is not satisfied then i  is called non-constant. 
6.6.2 Examples a) dI  is constant, 0≥d  because from )()( dtutx −=  we infer 
)()()0()()0( dtudtudtutxtx −≤−⋅−−=⋅−  
)()()0()()0( dtudtudtutxtx −≤−⋅−−=⋅−  
 b) Let SU ⊂  and the DEs ji,  from which i  is constant. If defined, Ui ∧  and ji ∧  
are constant and in general a DC included in a constant DC is constant. If j  is constant, then 
the property ∅=∧∀ )()(, ujuiu  makes ji ∨  be not constant in general due to the possibility 
j
r
i
r dd ≠ , respectively 
j
f
i
f dd ≠ , but if ∅≠∧∃ )()(, ujuiu , then fr dd ,  uniquely exist so 
that )()( ujuix ∧∈∀  6.6.1 (1), 6.6.1 (2) are fulfilled and in such circumstances ji ∨  is 
constant. 
6.6.3 Theorem The deterministic DCs (see Theorem 6.3.4) defined by the next equations 
     I
],[
)()(
mdtdt
utx
+−−∈ξ
ξ=      (1) 
     U
],[
)()(
mdtdt
utx
+−−∈ξ
ξ=      (2) 
where dm ≤≤0  are time invariant and constant. 
Proof We give the proof for (1) and the proof for (2) is similar. 
The time invariance Let R∈'d  arbitrary so that Su d ∈τ 'o . Then 
=ξ=ξ=−=τ
+−−∈+ξ+−−−−∈ξ
IIo
],[']','[
' )()()'())((
mdtdtdmddtddt
d uudtxtx  
   II o
],[
'
],[
))(()'(
mdtdt
d
mdtdt
udu
+−−∈ξ+−−∈ξ
ξτ=−ξ=     (3) 
shows that Sx d ∈τ 'o  and )( '' dd uix τ∈τ oo , i.e. i  defined by (1) is time invariant. 
The constancy From 4.2.2 we get 
  )()()0()()0(
],[
dtuudtutxtx
mdtdt
−≤ξ⋅−−=⋅−
+−−∈ξ
I  
  )()()()0()()0(
),[
mdtumdtuudtutxtx
mdtdt
+−≤+−⋅ξ⋅−−=⋅−
+−−∈ξ
I  
6.6.4 Remark Constancy means that x  is allowed to switch only if u  has anticipated that 
possibility rd , respectively fd  time units before. It does not imply the uniqueness of fr dd ,  
and at 6.6.3 (1) we have an example when rd  is not unique. 
6.7 Rising-Falling Symmetry 
6.7.1 Definition The DC i  is called (rising-falling) symmetrical if one of the next equivalent 
properties is true: 
 a) )}(|{)(, uixxuiu ∈=∀  
 b) )()(,, uixuixxu ∈⇔∈∀∀  
and respectively (rising-falling) asymmetrical otherwise. 
6.7.2 Examples a) dI  with 0≥d  arbitrary is symmetrical because 
)()()()()()( uIxdtutxdtutxuIx dd ∈⇔−=⇔−=⇔∈  
is true for all u  and all x . 
 b) SCSol  is symmetrical also and let for this an arbitrary u . If )(lim tu
t ∞→
 does not 
exist, then )(lim tu
t ∞→
 does not exist and 
SuSoluSol SCSC == )()(  
from where we infer the desired property. Let us suppose now that )(lim tu
t ∞→
 exists, thus 
)(lim tu
t ∞→
 exists and we note with B∈cc,  these limits. We take an )(uSolx SC∈  and we have 
the existence of 0≥d  with )()()()( ),[),( tcttxtx dd ∞−∞ χ⋅⊕χ⋅= . Because 
)()()()( ),[),( uSoltcttx SCdd ∈χ⋅⊕χ⋅ ∞−∞ , we infer )(uSolx SC∈  resulting that 
)()( uSolxuSolx SCSC ∈⇒∈ . The inverse implication is similarly proved. 
 c) The DCs defined at 6.2.3 b) are asymmetrical. We suppose for the first of them that 
)(uix∈ , i.e. 0≥d  exists so that )()()( ),[ ttutx d ∞χ⋅= . Because 
)()()()()( ),[),( uittuttx dd ∉χ⋅⊕χ= ∞−∞ , we infer that the symmetry is not fulfilled. 
 d) Let SU ⊂  with UxUx ∈⇒∈  and ji,  symmetrical DCs. Then ji ∨  is 
symmetrical and, when defined, the DCs Ui ∧  and ji ∧  are symmetrical too. 
6.8 Serial Connection 
6.8.1 Definition For the DCs ji,  we note with jik o=  the function )(*: SPSk →  defined 
in the next way 
)}()(,|{)( xiyandujxxyuk ∈∈∃=  
k  is called the serial connection of the DCs i  and j . 
6.8.2 Theorem (the compatibility between the serial connection and consistency, stability, 
determinism, time invariance and symmetry) 
 a) k  is a DC. 
 b) If ji,  are deterministic, then k  is deterministic. 
 c) If ji,  are time invariant, then k  is time invariant. 
 d) If ji,  are symmetrical, then k  is symmetrical. 
Proof a) Let u  arbitrary for which ∅≠)(uj  shows that )(ujx∈  exists and ∅≠)(xi  shows 
that )(xiy∈  exists, thus )(uky∈  exists. On the other hand, if )(lim tu
t ∞→
 exists, then )(lim tx
t ∞→
 
exists and )(lim ty
t ∞→
 exists also and the three limits are equal. 
 b) The determinism of k  is equivalent with the fact that the composition of the SS →  
functions (see Remark 6.3.2) is a SS →  function. 
 c) We must show that for any R∈∈ dSyu ,,  we have the implication 
))(())(( dddd ukyandSyukyandSu τ∈τ∈τ⇒∈∈τ oooo  
true. If )(uky∈ , let Sx∈  whose existence is guaranteed by the definition of k  so that 
)(ujx∈  and )(xiy∈ . By applying 6.5.1 to j , because Su d ∈τo , we have that Sx d ∈τo  
and )( dd ujx τ∈τ oo . We apply again 6.5.1 to i  and we obtain Sy d ∈τo  and 
)( dd xiy τ∈τ oo . Thus )( dd uky τ∈τ oo . 
 d) ⇔∈∈∃⇔∈ )()(,)( xiyandujxxuky )()()(, ukyxiyandujxx ∈⇔∈∈∃  
6.8.3 Counterexample showing that the serial connection k  of the constant DCs ji,  is not 
necessarily constant and we consider for this the DC defined by 
})()()0()()()0(|{)()( frSC dtutxtxanddtutxtxxuSolui −≤⋅−−≤⋅−∧=  
where 0,0 ≥≥ fr dd . i  is obviously constant. 
 Let ),[ ∞τχ=u  for which )(1 ui∈  and )1(),[ id ∈χ ∞  take place for any 0≥τ  and any 
0≥d . In order that iik o=  be constant, 0" ≥rd  must exist so that for any ,),[ ∞τχ=u  the 
signal ),[ ∞χ= dy  should satisfy 
   )()()()0()(
),"[
"
}{ tdtutytyt
rd
rd
∞τ+
χ=−≤⋅−=χ    (1) 
Let such a "rd  fixed; by choosing d  and τ  so that τ+<
"
rdd  be true, (1) is false. k  is not 
constant. 
6.8.4 Remark The set of the DCs is a non-commutative semi-group relative to the serial 
connection having the unit I : 
iiIIi == oo  
Three of its important sub-semi-groups are represented by the deterministic, the time invariant 
and respectively the symmetrical DCs. 
6.8.5 Theorem (the compatibility between the serial connection and the order) Let the DCs 
kji ,, . The next implications are true: 
kjkiji oo ⊂⇒⊂  
kijikj oo ⊂⇒⊂  
Proof Let u  and ))(( ukiy o∈ , meaning that some x  exists with )(ukx∈  and )(xiy∈ ; 
because )(xjy∈ , we obtain ))(( ukjy o∈ . 
 On the other hand, if we suppose that ))(( ujiy o∈ , then x  exists so that )(ujx∈  and 
)(xiy∈ . We get )(ukx∈  implying ))(( ukiy o∈ . 
6.8.6 Theorem (the compatibility between the serial connection and ∨∧, ) Let SU ⊂  and the 
DCs kji ,, . 
 a) If ∅≠∧∀ Uuiu )(, , then ∅≠∧∀ Uujiu ))((, o  and 
UjijUi ∧=∧ )()( oo  
     If ∅≠∧∀ Uuju )(, , then we have 
jiUji oo ⊂∧ )(  
 b) If ∅≠∧∀ )()(, ujuiu , then ∅≠∧∀ ))(())((, ukjukiu oo  and 
)()()( kjkikji ooo ∧⊂∧  
    If ∅≠∧∀ )()(, ukuju , then ∅≠∧∀ ))(())((, ukiujiu oo  and 
)()()( kijikji ooo ∧⊂∧  
 c) We have 
)()()( kjkikji ooo ∨=∨  
)()()( kijikji ooo ∨=∨  
Proof a) =∈∈∈∃=∧∀ )}()(,|{))()((, ujxandUyandxiyxyujUiu o ))()(( uUji ∧o  
    ⊂∈∈∈∃=∧∀ })()(,|{)))(((, UxandujxandxiyxyuUjiu o  
))(()}()(,|{ ujiujxandxiyxy o=∈∈∃⊂  
 b) ⊂∈∈∈∃=∧∀ )}()()(,|{))()((, ukxandxjyandxiyxyukjiu o  
=∈∈∈∈∃∃⊂ )}(')'()()(,',|{ ukxandxjyandukxandxiyxxy )))(()(( ukjki oo ∧  
     ⊂∈∈∈∃=∧∀ )}()()(,|{)))(((, ukxandujxandxiyxyukjiu o  
=∈∈∈∈∃∃⊂ )}(')'()()(,',|{ ukxandxiyandujxandxiyxxy )))(()(( ukiji oo ∧  
 c) =∈∈∈∃=∨∀ )}())()((,|{))()((, ukxandxjyorxiyxyukjiu o  
=∈∈∈∈∃= ))}()(())()((,|{ ukxandxjyorukxandxiyxy )))(()(( ukjki oo ∨  
      =∈∈∈∃=∨∀ ))}()(()(,|{)))(((, ukxorujxandxiyxyukjiu o  
=∈∈∈∈∃= ))}()(())()((,|{ ukxandxiyorujxandxiyxy )))(()(( ukiji oo ∨  
7. Bounded Delays 
7.1 The Consistency Condition 
7.1.1 Theorem Let ffrr dmdm ≤≤≤≤ 0,0  be given. The following statements are 
equivalent: 
 a)   UI
],[],[
)()(,
fmfdtfdtrmrdtrdt
uuSu
+−−∈ξ+−−∈ξ
ξ≤ξ∈∀  
 b)  0)()(,
],[],[
=ξ⋅ξ∈∀
+−−∈ξ+−−∈ξ
II
fmfdtfdtrmrdtrdt
uuSu  
 c)   rfffrr dmdanddmd ≤−≤−  
 d)   UI
],[],[
)()()(,
fmfdtfdtrmrdtrdt
utxuSxSu
+−−∈ξ+−−∈ξ
ξ≤≤ξ∈∃∈∀  
Proof :)) ba ⇔  UI
],[],[
)()(,
fmfdtfdtrmrdtrdt
uuu
+−−∈ξ+−−∈ξ
ξ≤ξ∀  
  1)()(,
],[],[
=ξ∪ξ∀⇔
+−−∈ξ+−−∈ξ
II
fmfdtfdtrmrdtrdt
uuu  
  1)()(,
],[],[
=ξ⋅ξ∀⇔
+−−∈ξ+−−∈ξ
II
fmfdtfdtrmrdtrdt
uuu  
  0)()(,
],[],[
=ξ⋅ξ∀⇔
+−−∈ξ+−−∈ξ
II
fmfdtfdtrmrdtrdt
uuu  
:)) cb ⇔  0)()(,
],[],[
=ξ⋅ξ∀
+−−∈ξ+−−∈ξ
II
fmfdtfdtrmrdtrdt
uuu  
  ∅≠+−−∧+−−∀⇔ ],[],[, fffrrr mdtdtmdtdtt  
(⇒  if ∅=+−−∧+−−∃ ],[],[, fffrrr mdtdtmdtdtt , then u  exists so that 
1)(],,[ =ξ+−−∈ξ∀ umdtdt rrr  and 0)(],,[ =ξ+−−∈ξ∀ umdtdt fff  contradiction with 
the hypothesis; ⇐  if ∅≠+−−∧+−−∀ ],[],[, fffrrr mdtdtmdtdtt , then ,, tu ∀∀  
],,[],[ fffrrr mdtdtmdtdt +−−∧+−−∈ξ∀  1)( =ξu  and 0)( =ξu  cannot be both true 
and the conclusion results) 
  )(, rfffrr dtmdtordtmdtt −<+−−<+−¬∀⇔  
  rfffrr dtmdtanddtmdtt −≥+−−≥+−∀⇔ ,  
  rfffrr dmdanddmd ≤−≤−⇔  
)) da ⇔  is obvious if we take into account the fact that ,)(
],[
I
rmrdtrdt
u
+−−∈ξ
ξ  
U
],[
)(
fmfdtfdt
u
+−−∈ξ
ξ  are signals, see Theorem 4.2.3. 
7.1.2 Definition Any of the properties 7.1.1 a),,7.1.1 d) is called the consistency condition 
(of the bounded delay condition) (CCBDC). 
7.1.3 Remark Let us see some special cases of satisfaction of CCBDC. If ddd fr ==  and 
mmm fr == , CCBDC is fulfilled under the form mdd −≥ . CCBDC is also fulfilled if 
rr dm =  and ff dm = . If 0== fr mm , then the satisfaction of CCBDC is equivalent with 
fr dd = . 
7.2 Bounded Delays 
7.2.1 Theorem The next system 
   UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
utxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ    (1) 
where Sxu ∈,  and ,0 rr dm ≤≤  ff dm ≤≤0  defines a DC if and only if CCBDC is satisfied. 
Proof If CCBDC is true, then (1) has solutions x  for any u  and all the solutions satisfy 
)(uSolx SC∈ , see Theorem 6.3.4. If CCBDC is not fulfilled, then some u  exists so that (1) has 
no solutions. 
7.2.2 Definition We suppose that CCBDC is true: rfffrr dmddmd ≤−≤− , . The system 
7.2.1 (1) is called the bounded delay condition (BDC); xu,  are the input (or the control), 
respectively the state (or the output); fr mm ,  are the (rising, falling) memories (or thresholds 
for cancellation) and fr dd ,  are the (rising, falling) upper bounds of the (transmission) 
delays (for transitions). The differences ff md − , respectively rr md −  are called the (rising, 
falling) lower bounds of the (transmission) delays (for transitions). We say that the tuple 
),,,,,( xdmdmu ffrr  satisfies BDC. 
 We also call bounded delay condition the function )(*:
,,,
SPSSol f
dfmrdrm
BDC →  
defined by 
}),,,,,(|{)(
,,,
BDCsatsifiesxdmdmuxuSol ffrr
fdfmrdrm
BDC =  
7.2.3 Theorem a) The next system 
   UI
]min,,max,[]min,,max,[
)()()(
rdtfdtfdtrdt
utxu
−−∈ξ−−∈ξ
ξ≤≤ξ   (1) 
where Sxu ∈, , ,0 max,min, rr dd ≤≤  max,min,0 ff dd ≤≤  defines a DC if and only if 
     max,min, fr dd ≤      (2) 
     max,min, rf dd ≤      (3) 
 b) When (2), (3) are fulfilled, the system (1) and BDC from 7.2.1 (1) are equivalent, in 
the sense that by a suitable choice of the parameters  ,,,,,, max,min, rrffrr dddmdm  
max,min, , ff dd  their solutions coincide for all u . 
Proof a) If (2), (3) show that the sets ],[],,[ min,max,min,max, rffr dtdtdtdt −−−−  are non-
empty and the inequalities ,0 max,min, rr dd ≤≤  max,min,0 ff dd ≤≤  show that the meet 
],[],[ min,max,min,max, rffr dtdtdtdt −−∧−−  is non-empty because 
min,max,min,max, rrff dtdtanddtdt −≤−−≤−  
thus (1) has a solution for any u , similarly with the proof of 7.1.1. It is shown that for any u  
and any solution x  of (1) we have )(uSolx SC∈ . 
Only if If max,min, fr dd >  then ∅=−− ],[ min,max, rf dtdt  shows that 0)(, =∀ txt  in (1) 
implying the existence of some u  so that (1) has no solutions. Similarly for max,min, rf dd > . 
 b) We define  
     max,rr dd =       (4) 
     max,ff dd =       (5) 
     min,max, frr ddm −=     (6) 
     min,max, rff ddm −=     (7) 
7.2.4 Theorem (the property of compatibility between the initial values of the input and of the 
output for BDC) If )(
,,,
uSolx f
dfmrdrm
BDC∈ , then )00()00( −=− ux . 
Proof 0)00( =−u  is equivalent with )()( ),0[ ttu ∞χ≤ . We have in this case 
)()()()()( ),0[),[
],[
),0[
],[
ttutx fmfd
fmfdtfdtfmfdtfdt
∞∞−
+−−∈ξ
∞
+−−∈ξ
χ≤χ=ξχ≤ξ≤ UU  
i.e. 0)00( =−x . 
 1)00( =−u  is equivalent with )()( )0,( ttu −∞χ≥  and we have 
)()()()()( )0,(),(
],[
)0,(
],[
ttutx rmrd
rmrdtrdtrmrdtrdt
−∞−−∞
+−−∈ξ
−∞
+−−∈ξ
χ≥χ=ξχ≥ξ≥ II  
i.e. 1)00( =−x . 
7.2.5 Theorem B∈∀= cccSol fdfmrdrmBDC },{)(
,,,
. 
Proof If ,)(, ctut =∀ then cuut
fmfdtfdtrmrdtrdt
=ξ=ξ∀
+−−∈ξ+−−∈ξ
UI
],[],[
)()(, . 
7.2.6 Remark We analyze BDC in the hypothesis that 0>rm  in the following manner. 
 a) 0)00( =−x  and )()( ),0[ ttu τχ= , with rm≤τ<0 , i.e. we apply at the input a 
short, insufficiently persistent 1-pulse. The situation is the one from the next figure, where 
we remark that I
],[
)(
rmrdtrdt
u
+−−∈ξ
ξ  is identically null. 
 
 
 
Fig 9 
 
)()()( ),[ ttxtx fdfmfd τ+−χ⋅=  
),( ff mdt −−∞∈ ; 0)( =tx  necessarily, the pulse from the input did not alter the output, that 
keeps the initial value 
),[ τ+−∈ fff dmdt ; 0)( =tx  or 1)( =tx , 0 and 1 are both possible values of the output, that 
could be altered by the pulse from the input 
),[ ∞τ+∈ fdt ; 0)( =tx  necessarily, the value 1 from the input cannot alter the output any 
longer 
 We observe that the 1-pulses of length shorter than or equal to rm  (the dual situation 
is true also) at the input are not necessarily transmitted to the output, thus BDC includes the 
special case when such pulses are surely not transmitted. The last property strengthens the 
inertial character of BDC. 
 b) 0)00( =−x  and )()( ),0[ ttu τχ= , with rm>τ , in other words a long, persistent 
1-pulse is applied at the input. This corresponds to the drawing in Fig 10, where 
I
],[
)(
rmrdtrdt
u
+−−∈ξ
ξ  is not null: 
 
 
 
Fig 10 
 
)()()()()()( ),[),[),[ ttxtttxtx fdrmrdrmrdrdrdfmfd τ+τ+−τ+−− χ⋅⊕χ⊕χ⋅=  
),( ff mdt −−∞∈ ; 0)( =tx  necessarily, the input pulse did not alter the output 
),[ rff dmdt −∈ ; 0)( =tx  or 1)( =tx , 0 and 1 are possible values of the output, that could be 
altered by the input pulse 
),[ τ+−∈ rrr mddt ; 1)( =tx  necessarily, the persistent input pulse has propagated to the 
output 
),[ τ+τ+−∈ frr dmdt ; 0)( =tx  or 1)( =tx , 0 and 1 are possible values of x , that could still 
be influenced by the input pulse 
),[ ∞τ+∈ fdt ; 0)( =tx  necessarily, the state of balance=stability when x  depends only on 
the value 0)(lim =
∞→
tu
t
 and not on the input pulse. 
 We conclude that if u  is 1 for strictly more than rm  time units, then x  becomes 1 
with a delay of ],[ rff dmdd −∈  time units and, in a dual manner, that if u  is 0 for strictly 
more than fm  time units then x  becomes 0 with a delay of ],[ frr dmdd −∈  time units. Fig 
10 best shows why min,rff dmd =−  and max,rr dd = , see 7.2.3 (4),, 7.2.3 (7), were 
previously called the rising lower bound and upper bound of the delays, together with the dual 
taxonomy. 
 This analysis has shown, by the use of the words possible and necessary that was 
made on purpose, the existence of interference not only with temporal logic this was obvious 
from the very beginning- but also with modal logic. The idea is natural to all these authors 
that consider temporal logic be a modal logic aiming to express time dependent processes, 
together with Mihaela Malita and Mircea Malita (The Foundations of Artificial Intelligence, 
1 Propositional Logics, ed. Tehnica, Bucuresti, 1987, in Romanian). 
 Two interpretations of BDC exist, that we shall call the positive and the negative 
interpretation. 
 The positive interpretation of BDC is the following: it is natural that the value of the 
output be arbitrary when the input is not sufficiently persistent (in the previous case a) for 
),[ τ+−∈ fff dmdt  and in the previous case b), for 
),[),[ τ+τ+−∨−∈ frrrff dmddmdt ). This fact could also be modeled by the replacement 
of the set }1,0{  with }1,,0{ 2
1  -some authors do so- but this has algebraical disadvantages, 
because the set }1,,0{ 2
1  is poorer algebraically than }1,0{ . Non-determinism is another way 
(ours!) of solving this problem. 
The negative interpretation of BDC: it is not natural that at some time moment 1t  we 
should have 1)()0( 11 =⋅− txtx , while 0)()0(,1 =⋅−≤∀ tututt  in the sense that x  switches in 
a manner that is not compatible with the (more or less) (left) local behavior of u . 
 
 
 
Fig 11 
 
 In other words, pulses on the output may exist that do not reproduce the pulses on the 
input. 
7.3 The Properties of the Bounded Delays 
7.3.1 Theorem (The representation of the solutions of BDC). Let Sxu ∈,  and the numbers 
ffrr dmdm ≤≤≤≤ 0,0  so that CCBDC is fulfilled. The following statements are 
equivalent: 
 a)    )(
,,,
uSolx f
dfmrdrm
BDC∈  
 b) Sy∈∃  so that x  satisfies 
UI
],[],[
)()()()(
fmfdtfdtrmrdtrdt
utyutx
+−−∈ξ+−−∈ξ
ξ⋅∪ξ=  
Proof We can take )()( txty = . 
7.3.2 Remark Let ffrr dmdm ≤≤≤≤ 0,0  and 
'''' 0,0 ffrr dmdm ≤≤≤≤  so that CCBDC is 
fulfilled twice: rrfffr mddmdd −≥−≥ , , respectively 
'''''' , rrfffr mddmdd −≥−≥ . 
The next statements are equivalent: 
 a) ∅≠∧∀ )()(,
',',',',,,
uSoluSolu f
dfmrdrm
BDC
fdfmrdrm
BDC  
 b) '''''' ,,, rrfffrrrfffr mddmddmddmdd −≥−≥−≥−≥  
and if one of them is satisfied, then 
',',',',,, fdfmrdrm
BDC
fdfmrdrm
BDC SolSol ∧  exists under the form 
UUII
]'','[],[]'','[],[
)()()()()(
fmfdtfdtfmfdtfdtrmrdtrdtrmrdtrdt
uutxuu
+−−∈ξ+−−∈ξ+−−∈ξ+−−∈ξ
ξ⋅ξ≤≤ξ∪ξ  
but it is not a BDC. On the other hand 
',',',',,, fdfmrdrm
BDC
fdfmrdrm
BDC SolSol ∨  exists without 
other consistency requirements than those represented by the validity of the two CCBDCs and 
it is not a BDC either: 
UUII
]'','[],[]'','[],[
)()()()()(
fmfdtfdtfmfdtfdtrmrdtrdtrmrdtrdt
uutxuu
+−−∈ξ+−−∈ξ+−−∈ξ+−−∈ξ
ξ∪ξ≤≤ξ⋅ξ  
7.3.3 Theorem Let ffrr dmdm ≤≤≤≤ 0,0  so that CCBDC is true. The next statements are 
equivalent: 
 a) f
dfmrdrm
BDCSol
,,,
 is deterministic 
 b) the upper bounds and the lower bounds of the delays coincide 
rrfffr mddmdd −=−= ,  
 c) the memories are null 
0== fr mm  
 d) the bounded delay degenerates in a translation 
d
fdfmrdrm
BDC ISold =≥∃
,,,
,0  
Proof )) ba ⇒  The hypothesis states that f
dfmrdrm
BDCSol
,,,
 has exactly one element, i.e. 
   UI
],[],[
)()(,
fmfdtfdtrmrdtrdt
uuu
+−−∈ξ+−−∈ξ
ξ=ξ∀     (1) 
We give u  the values )0,(),0[ , −∞∞ χχ  and we obtain 
    )()( ),[
],[
),0[ trd
rmrdtrdt
∞
+−−∈ξ
∞
χ=ξχI     (2) 
    )()( ),[
],[
),0[ tfmfd
fmfdtfdt
∞−
+−−∈ξ
∞
χ=ξχU    (3) 
    )()( ),(
],[
)0,( trmrd
rmrdtrdt
−−∞
+−−∈ξ
−∞
χ=ξχI    (4) 
    )()( ),(
],[
)0,( tfd
fmfdtfdt
−∞
+−−∈ξ
−∞
χ=ξχU     (5) 
(1) implies the equality of the functions from (2) and (3) and of the functions from (4) and (5) 
and this indicates the satisfaction of b). 
)) cb ⇒  We add the two relations term by term and we get 0=+ fr mm . c) is true. 
)) dc ⇒  From the hypothesis )c  and from CCBDC we infer rffr dddd ≥≥ ,  i.e. 
ddd fr ==  and 7.2.1 (1) becomes 
)()()( dtutxdtu −≤≤−  
in other words )}({)(,0,,0 dtuuSol ddBDC −= . 
)) ad ⇒  Obvious, since dI  is deterministic. 
7.3.4 Theorem Let ffrr dmdm ≤≤≤≤ 0,0  and 
'''' 0,0 ffrr dmdm ≤≤≤≤  so that CCBDC is 
fulfilled for each of them. The next statements are equivalent 
a)              
',',',',,, fdfmrdrm
BDC
fdfmrdrm
BDC SolSol ⊂  
b) ≤ξ≤ξ∀
+−−∈ξ+−−∈ξ
II
],[]'','[
)()(,
rmrdtrdtrmrdtrdt
uuu UU
]'','[],[
)()(
fmfdtfdtfmfdtfdt
uu
+−−∈ξ+−−∈ξ
ξ≤ξ  
c)   ],[],[ ''' rrrrrr mdtdtmdtdt +−−⊃+−−  
   ],[],[ ''' ffffff mdtdtmdtdt +−−⊂+−−  
d)    ''' ffrrrr ddmdmd ≤≤−≤−  
    ''' rrffff ddmdmd ≤≤−≤−  
Proof Obvious. 
7.3.5 Theorem f
dfmrdrm
BDCSol
,,,
 is time invariant. 
Proof We choose Sxu ∈,  and R∈d  arbitrary so that Su d ∈τo  and )(
,,,
uSolx f
dfmrdrm
BDC∈  
be true. From the supposition that 0)00( =−u , i.e. )()( ),0[ ttu
d
∞
χ≤τo  and from 
)()()())(())(( ),0[),[
],[
),0[
],[
ttutx fmfd
fmfdtfdtfmfdtfdt
dd
∞∞−
+−−∈ξ
∞
+−−∈ξ
χ≤χ=ξχ≤ξτ≤τ UU oo  
we infer ),0[)(01 ∞⊂τ
dxDsupp o ; and if 1)00( =−u , i.e. )()( )0,( ttu
d
−∞
χ≥τo , then 
)()()())(())(( )0,(),(
],[
)0,(
],[
ttutx rmrd
rmrdtrdtrmrdtrdt
dd
−∞−−∞
+−−∈ξ
−∞
+−−∈ξ
χ≥χ=ξχ≥ξτ≥τ II oo  
from where ),0[)(10 ∞⊂τ
dxDsupp o . Because 
),0[)()()( 1001 ∞⊂τ∨τ=τ
ddd xDsuppxDsuppxDsupp ooo  
we conclude that Sx d ∈τo . The inequalities 
UI ooo
],[],[
))(())(())((
fmfdtfdt
dd
rmrdtrdt
d utxu
+−−∈ξ+−−∈ξ
ξτ≤τ≤ξτ  
that we have already made use of show that )(
,,, dfdfmrdrm
BDC
d uSolx τ∈τ oo . 
7.3.6 Theorem f
dfmrdrm
BDCSol
,,,
 is symmetrical if and only if frfr mmanddd == . 
Proof If We note with d  the common value of fr dd =  and with m  the common value of 
fr mm = . We get 
 UI
],[],[
,,, )()()()(
mdtdtmdtdt
dmdm
BDC utxuuSolx
+−−∈ξ+−−∈ξ
ξ≤≤ξ⇔∈  
  IU
],[],[
)()()(
mdtdtmdtdt
utxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ⇔  
  )()()()( ,,,
],[],[
uSolxutxu dmdmBDC
mdtdtmdtdt
∈⇔ξ≤≤ξ⇔
+−−∈ξ+−−∈ξ
UI  
Only if For ),0[ τχ=u  with fr mm >τ>τ , , we have 
)()( ),[),(
],[
tu rdrmrd
rmrdtrdt
∞+τ∨−−∞
+−−∈ξ
χ=ξI  
)()( ),[),(
],[
tu fmfdfd
fmfdtfdt
∞−+τ∨−∞
+−−∈ξ
χ=ξU  
)()( ),[
],[
tu rmrdrd
rmrdtrdt
−+τ
+−−∈ξ
χ=ξI  
)()( ),[
],[
tu fdfmfd
fmfdtfdt
+τ−
+−−∈ξ
χ=ξU  
The systems of inequalities that are inferred from )( ),0[
,,,
τχ∈
fdfmrdrm
BDCSolx : 
)()()( ),[),(),[),( ttxt fmfdfdrdrmrd ∞−+τ∨−∞∞+τ∨−−∞ χ≤≤χ  i.e. 
)()()( ),[),[ ttxt rdrmrdfmfdfd +τ−−+τ χ≤≤χ  
and respectively from )( ),0[
,,,
τχ∈
fdfmrdrm
BDCSolx :  
)()()( ),[),[ ttxt fdfmfdrmrdrd +τ−−+τ χ≤≤χ  
are equivalent i.e. they have the same solutions- only if fr dd =  and fr mm = . 
7.3.7 Theorem Let the numbers ffrr dmdm ≤≤≤≤ 0,0  and 
'''' 0,0 ffrr dmdm ≤≤≤≤  so 
that rrfffr mddmdd −≥−≥ ,  and 
'''''' , rrfffr mddmdd −≥−≥  are true. Then 
',',',' fdfdfmfmrdrdrmrm
BDCSol
++++
 is a BDC and we have 
',',',',,,',',',' fdfdfmfmrdrdrmrm
BDC
fdfmrdrm
BDC
fdfmrdrm
BDC SolSolSol
++++
=o  
Proof We observe that ,''' rrrrff mmdddd −−+≥+  
'''
ffffrr mmdddd −−+≥+ , thus 
CCBDC is fulfilled again and 
',',',' fdfdfmfmrdrdrmrm
BDCSol
++++
 makes sense.  
 We prove  
',',',',,,',',',' fdfdfmfmrdrdrmrm
BDC
fdfmrdrm
BDC
fdfmrdrm
BDC SolSolSol
++++
⊂o  
Let u  arbitrary and )(
,,,',',','
uSolSoly f
dfmrdrm
BDC
fdfmrdrm
BDC o∈ , i.e. )(
,,,
uSolx f
dfmrdrm
BDC∈  
exists so that )(
',',','
xSoly f
dfmrdrm
BDC∈ . We infer )00()00()00( −=−=− yxu , i.e. the 
compatibility with the initial conditions is satisfied. Moreover: 
   UI
],[],[
)()()(
fmfdfdrmrdrd
uxu
+−ξ−ξ∈ω+−ξ−ξ∈ω
ω≤ξ≤ω    (1) 
   UI
]'','[]'','[
)()()(
fmfdtfdtrmrdtrdt
xtyx
+−−∈ξ+−−∈ξ
ξ≤≤ξ    (2) 
from where 
≤ω=ξ
+−ξ−ξ∈ω+−−∈ξ++−−−−∈ξ
III
],[]'','[]'','[
)()(
rmrdrdrmrdtrdtrmrmrdrdtrdrdt
uu  
≤ξ≤≤ξ≤
+−−∈ξ+−−∈ξ
UI
]'','[]'','[
)()()(
fmfdtfdtrmrdtrdt
xtyx  
UUU
]'','[],[]'','[
)()(
fmfmfdfdtfdfdtfmfdfdfmfdtfdt
uu
++−−−−∈ξ+−ξ−ξ∈ω+−−∈ξ
ξ=ω≤  
thus )(
',',','
uSoly f
dfdfmfmrdrdrmrm
BDC
++++
∈ . 
 We prove 
fdfmrdrm
BDC
fdfmrdrm
BDC
fdfdfmfmrdrdrmrm
BDC SolSolSol
,,,',',','',',','
o⊂
++++
 
and we must show that for any y  with 
 UI
]'','[]'','[
)()()(
fmfmfdfdtfdfdtrmrmrdrdtrdrdt
utyu
++−−−−∈ξ++−−−−∈ξ
ξ≤≤ξ    (3) 
some x  exists so that (1), (2) be fulfilled. The property is true for 0<t  and let against all 
reason 00 ≥t  be the first time instant when the property is false. We suppose that 0)( 0 =ty . 
From (3) 
0)(
],[]''0,
'
0[
=ω
+−ξ−ξ∈ω+−−∈ξ
II
rmrdrdrmrdtrdt
u  
i.e. 
0)(],,[
]0,0[
''
0
'
00 =ω+−−∈ξ∃
+−ξ−ξ∈ω
I
rmrdrd
rrr umdtdt  
(1) shows that we can choose 0)( 0 =ξx  and (2) is true, because 
0)()( 0
]''0,
'
0[
=ξ=ξ
+−−∈ξ
xx
rmrdtrdt
I  
in contradiction with the supposition that was made on the existence of 0t . The same result is 
obtained if we suppose 1)( 0 =ty . 
7.3.8 Corollary The set of the BDCs is, relative to the serial connection, a commutative 
semi-group where the unit is I . 
7.3.9 Remarks If i  is an arbitrary DC, then by its serial connection with a BDC we obtain an 
arbitrary DC (not a BDC). 
 We combine now the order of the BDCs from 7.3.4 with Theorem 6.8.5 of 
compatibility between the serial connection and the order and with Theorem 7.3.7 related with 
the serial connection of the BDCs in the next manner. Let the BDCs ,
,,, fdfmrdrm
BDCSol  
',',',' fdfmrdrm
BDCSol  and 
",","," fdfmrdrm
BDCSol , where ,0 rr dm ≤≤  ,0 ff dm ≤≤  ,0
''
rr dm ≤≤  
,0 '' ff dm ≤≤  ,0
""
rr dm ≤≤  
""0 ff dm ≤≤  and CCBDC is fulfilled three times. The implication 
 ⇒⊂
",",","',',',' fdfmrdrm
BDC
fdfmrdrm
BDC SolSol  
 f
dfmrdrm
BDC
fdfmrdrm
BDC
fdfmrdrm
BDC
fdfmrdrm
BDC SolSolSolSol
,,,",",",",,,',',','
oo ⊂⇒  
means that 
"'''""
ffrrrr ddmdmd ≤≤−≤−  
"'''""
rrffff ddmdmd ≤≤−≤−  
implies 
"'''""
ffffrrrrrrrr ddddmmddmmdd +≤+≤−−+≤−−+  
"'''""
rrrrffffffff ddddmmddmmdd +≤+≤−−+≤−−+  
The other situation from 6.8.5 is similar 
 ⇒⊂
",",","',',',' fdfmrdrm
BDC
fdfmrdrm
BDC SolSol  
 
",",",",,,',',',',,, fdfmrdrm
BDC
fdfmrdrm
BDC
fdfmrdrm
BDC
fdfmrdrm
BDC SolSolSolSol oo ⊂⇒  
7.3.10 Theorem If )(
,,,
uSolx f
dfmrdrm
BDC∈ , the next inequalities are fulfilled: 
≤−≤ξ⋅−−
+−−∈ξ
)0()()0(
),[
txudtu
rmrdtrdt
r I U
),[
)()0(
fmfdtfdt
f udtu
+−−∈ξ
ξ∪−−  
Proof We take the left limit in BDC and use 4.2.1. 
7.4 Fixed and Inertial Delays 
7.4.1 Corollary of Theorem 7.3.3. The deterministic BDCs are given by the equation 
     )()( dtutx −=       (1) 
where 0≥d ; the non-deterministic BDCs consist in the system 7.2.1 (1), where 
0>+ fr mm . 
7.4.2 Definition For Sxu ∈,  and 0≥d , the relation 7.4.1 (1) is called the fixed delay 
condition (FDC). The delay defined by this equation is also called pure, ideal or non-inertial. 
 We also call fixed delay condition the function dI . 
 A delay different from FDC is called inertial. 
7.4.3 Remark A special case of inclusion at 7.3.4 consists in the situation when the left BDC 
is deterministic. Let ],[],[ fffrrr dmddmdd −∧−∈ ; then the statements 
fffrrr mdtdtdtmdtdtdt +−≤−≤−+−≤−≤− ,  
UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
udtuu
+−−∈ξ+−−∈ξ
ξ≤−≤ξ  
make us conclude that f
dfmrdrm
BDCd SolI
,,,
⊂ . 
7.4.4 Corollary FDC is deterministic (Example 6.3.3, Theorem 7.3.3), time invariant 
(Example 6.5.5, Theorem 7.3.5), constant (Example 6.6.2) and symmetrical (Example 6.7.2, 
Theorem 7.3.6). The serial connection of the FDCs coincides with the composition of the 
translations: for 0',0 ≥≥ dd  we have 
''' dddddd IIIII +== oo  
7.4.5 Remark At Definition 7.4.2 inertia was defined to be the property of the DCs of being 
not ideal. In particular the non-deterministic DCs, for example the non-trivial BDCs where 
0>+ fr mm  are inertial. 
8. Absolute Inertial Delays 
8.1 Absolute Inertia 
8.1.1 Theorem Let the numbers 0,0 ≥δ≥δ fr . When Sx∈ , the next conditions are 
equivalent: 
 a) I
],[
)()()0(
rtt
xtxtx
δ+∈ξ
ξ≤⋅−  
  I
],[
)()()0(
ftt
xtxtx
δ+∈ξ
ξ≤⋅−  
 b) I
],[
)()0()()0(
rtt
xtxtxtx
δ+∈ξ
ξ⋅−≤⋅−  
  I
],[
)()0()()0(
ftt
xtxtxtx
δ+∈ξ
ξ⋅−≤⋅−  
 c) I
],[
)()0()()0(
rtt
xtxtxtx
δ+∈ξ
ξ⋅−=⋅−  
  I
],[
)()0()()0(
ftt
xtxtxtx
δ+∈ξ
ξ⋅−=⋅−  
 d) I
),[
)()0()()0(
tft
f xtxtxtx
δ−∈ξ
ξ⋅−δ−≤⋅−  
  I
),[
)()0()()0(
trt
r xtxtxtx
δ−∈ξ
ξ⋅−δ−≤⋅−  
 e) rdddxdxanddxdxdd δ>−⇒=⋅−=⋅−<∀ '1)'()0'(1)()0(,'  
  fdddxdxanddxdxdd δ>−⇒=⋅−=⋅−<∀ '1)'()0'(1)()0(,'  
Proof )) ba ⇒  Both terms of the first inequality from a) are multiplied with )0( −tx  and the 
first inequality from b) results. 
)) ab ⇒    II
],[],[
)()()0()()0(
rttrtt
xxtxtxtx
δ+∈ξδ+∈ξ
ξ≤ξ⋅−≤⋅−  
)) ca ⇒  In the system 
)()()()0(
],[
txxtxtx
rtt
≤ξ≤⋅−
δ+∈ξ
I  
we multiply all the terms with )0( −tx . 
)) ac ⇒    II
],[],[
)()()0()()0(
rttrtt
xxtxtxtx
δ+∈ξδ+∈ξ
ξ≤ξ⋅−=⋅−  
)) ea ⇒  Let 'dd <  arbitrary so that 
1)'()0'(1)()0( =⋅−=⋅− dxdxanddxdx  
a) states that 1)(
],[
=ξ
δ+∈ξ
I
rdd
u  and 1)(
]','[
=ξ
δ+∈ξ
I
fdd
u , thus ∅=δ+∧δ+ ]','[],[ fr dddd  from 
where 'dd r <δ+  and the conclusion is rdd δ>−' . 
)) ae ⇒  We suppose that a) is not true, i.e. d  exists with 
0)(1)()0(
],[
=ξ=⋅−
δ+∈ξ
I
rdd
xanddxdx  
meaning the existence of ],(' rddd δ+∈  where x  switches from 1 to 0 
1)'()0'( =⋅− dxdx  
 We have rdd δ≤−' , contradiction with e). 
)) ed ⇒  Let us take two numbers 'dd <  so that 
1)'()0'(1)()0( =⋅−=⋅− dxdxanddxdx  
resulting 
andxdx
dfd
f 1)()0(
),[
=ξ⋅−δ−
δ−∈ξ
I 1)()0'(
)','[
=ξ⋅−δ−
δ−∈ξ
I
drd
r xdx  
In other words 01 >ε  and 02 >ε  exist with the property 
0)(),,[ 1 =ξε−δ−∈ξ∀ xdd f  
1)(),','[ 2 =ξε−δ−∈ξ∀ xdd r  
∅=ε−δ−∧ε−δ− )','[),[ 21 dddd rf  
The last empty intersection gives the conclusion that  
2' ε−δ−≤ rdd  
is true, i.e. rrdd δ>ε+δ≥− 2' . 
)) de ⇒  If d) is not true then 'd  exists so that 
0)()0'(1)'()0'(
)','[
=ξ⋅−δ−=⋅−
δ−∈ξ
I
dfd
f xdxanddxdx  
This means that for any 0>ε  some )','[ ddd f ε−δ−∈  exists with 
1)()0( =⋅− dxdx  
The inequality dd f ≤ε−δ−'  that is true for all 0>ε  gives fdd δ≤−' , thus e) is not true. 
8.1.2 Definition Any of the properties 8.1.1 a),, 8.1.1 e) is called the absolute inertial 
condition (AIC). fr δδ ,  are called the (rising, falling) inertial parameters. If AIC is fulfilled, 
we say that the tuple ),,( xfr δδ  satisfies AIC. When 0=δ=δ fr , AIC is called trivial and if 
0>δr  or 0>δ f , then AIC is called non-trivial. 
 We also call absolute inertial condition the set SSol frAIC ⊂
δδ ,
 defined by 
}),,(|{
,
AICsatisfiesxxSol fr
fr
AIC δδ=
δδ
 
8.1.3 Remarks For all 0<t  and all x , AIC is trivially fulfilled since 
0)()0()()0( =⋅−=⋅− txtxtxtx . This property represents the compatibility between RIC and 
the initial value of x . 
 The interpretation of AIC results from Fig 12. We observe how the switch 
1)()0( 22 =⋅− txtx  in the 8.1.1 a) version assures that x  will remain 1 for a time interval of 
length rtt δ>− 23  and in the 8.1.1 d) version assures that x  has remained 0 for a time 
interval of length ftt δ>− 12 . When t  runs in R , the two conditions are equivalent. 
 To be remarked the way that any of 8.1.1 a),, 8.1.1 e) degenerates in the trivial 
situation 0=δ=δ fr : SSol AIC =
0,0 . To be remarked also the intermediary situations 
 
 
Fig 12 
 
when one of 0,0 =δ>δ fr , respectively 0,0 >δ=δ fr  is true and the inclusions 
SSol frAIC ⊂
δδ ,
 are strict. In fact we have 
''
',',
ffrr
fr
AIC
fr
AIC andSolSol δ≥δδ≥δ⇔⊂
δδδδ
 
)',max(),',max(',', ffrr
AIC
fr
AIC
fr
AIC SolSolSol
δδδδδδδδ
=∧  
)',min(),',min(',', ffrr
AIC
fr
AIC
fr
AIC SolSolSol
δδδδδδδδ
=∨  
 The set frAICSol
δδ ,
 is not closed under the Boolean laws if 0>δr  or 0>δ f , for 
example 0,1)3,1[)2,0[ , AICSol∈χχ  and 
0,1
)3,1[)2,0[)2,1[ AICSol∉χ⋅χ=χ . 
8.2 Absolute Inertial Delays 
8.2.1 Definition Let the numbers ,0≥δr  0≥δ f . If the DC i  satisfies frAICSoluiu
δδ
⊂∀ ,)(, , 
then it is called absolute inertial delay condition (AIDC). We also say that i  satisfies AIC 
(represented by frAICSol
δδ ,
). 
8.2.2 Remark Intuitively, we say that AIDC expresses a cause-effect relationship between an 
input and an inertial state, so that for any form of u , the variations of the delayed signal x  
cannot be faster than the satisfaction of AIC allows. 
8.2.3 Examples A DC i  with the property ∅≠∧∀ δδ frAICSoluiu
,
)(,  defines the AIDC 
fr
AICSoli
δδ
∧
,
. For example frAICSC SolSol
δδ
∧
,
 is AIDC for any 0,0 ≥δ≥δ fr  and 
fr
AICd SolI
δδ
∧
,
, 0≥d  is AIDC for 0=δ=δ fr  only. 
 On the other hand, the next functions 



 =∃
= ∞→∞→
otherwise
tuandtuif
ui tt
,0
1)(lim)(lim,1
)(  



 =∃
= ∞→∞→
otherwise
tuandtuif
ui tt
,1
0)(lim)(lim,0
)(  




≥τχ∨
=∃≥τχ∨
=
τ−∞
∞→∞→
∞τ
otherwise
tuandtuif
ui tt
},0|{}0{
1)(lim)(lim},0|{}1{
)(
),(
),[
 




≥τχ∨
=∃≥τχ∨
=
∞τ
∞→∞→
τ−∞
otherwise
tuandtuif
ui tt
},0|{}1{
0)(lim)(lim},0|{}0{
)(
),[
),(
 
are DCs satisfying AIC for all 0,0 ≥δ≥δ fr . 
8.2.4 Theorem Let dm ≤≤0 . The deterministic DC (see Theorem 6.3.4) 
I
],[
)()(
mdtdt
utx
+−−∈ξ
ξ=  satisfies 
I
],[
)()()0(
mtt
xtxtx
+∈ξ
ξ≤⋅−  
and its dual U
],[
)()(
mdtdt
utx
+−−∈ξ
ξ=  satisfies 
I
],[
)()()0(
mtt
xtxtx
+∈ξ
ξ≤⋅−  
Proof We show the first of these two properties. The hypothesis states 
1)"()0"(1)'()0'('" =⋅−=⋅−> dxdxanddxdxanddd  
from where we infer (see 4.2.2) 
1)'()()0'(
)','[
=+−⋅ξ⋅−−
+−−∈ξ
mdduuddu
mdddd
I  
1)()0"(
]","[
=ξ⋅−−
+−−∈ξ
I
mdddd
uddu  
i.e. ε−−=+− ddmdd "'  for some 0>ε  and eventually mdd >− '" . 
 
 
 
Fig 13 
 
 
 
Fig 14 
 
8.2.5 Theorem Let ffrr dmdm ≤≤≤≤ 0,0  so that ffrrrf mddmdd −≥−≥ ,  is true. 
The system 
    I
],[
)()0()()0(
rmrdtrdt
utxtxtx
+−−∈ξ
ξ⋅−=⋅−    (1) 
    I
],[
)()0()()0(
fmfdtfdt
utxtxtx
+−−∈ξ
ξ⋅−=⋅−    (2) 
satisfies the next properties: 
 a) (the property of compatibility of (1), (2) with the initial conditions) 
)00()00( −=− ux  and for any 0<t  we have 
   0)()0()()0(
],[
=ξ⋅−=⋅−
+−−∈ξ
I
rmrdtrdt
utxtxtx    (3) 
   0)()0()()0(
],[
=ξ⋅−=⋅−
+−−∈ξ
I
fmfdtfdt
utxtxtx    (4) 
 b) (1), (2) have a unique solution Sx∈ . 
 c) (the property of compatibility of the system with the final conditions) (1), (2) define 
a deterministic DC i : )(uSolx SC∈  and if )(lim tu
t ∞→
∃ , then 1t  exists so that 1tt ≥∀  we have 
(3), (4) fulfilled. 
 d) f
mfdrdrmrdfd
AICSolx
+−+−
∈
,
 
 e) f
dfmrdrm
BDCSolx
,,,
∈  
 f) (1), (2) are time invariant 
 g) (1), (2) are constant 
 h) (1), (2) are symmetrical iff frfr mmanddd == . 
Proof a) If )00()00( −≠− ux , then we suppose 1)00(,0)00( =−=− ux . This implies that for 
any rr mdt −≤< 0  we have 
1)()0()()0(0
],[
=ξ⋅−≠⋅−=
+−−∈ξ
I
rmrdtrdt
utxtxtx  
contradiction and similarly for 0)00(,1)00( =−=− ux . Thus ctutx =−=− )0()0(  for any 
0<t , where B∈c  is some constant and we get 0)()0()()0( =⋅=⋅−=⋅− cctxtxtxtx . At the 
same time, 0<t  implies that I
],[
)(
rmrdtrdt
u
+−−∈ξ
ξ  is equal with c  and I
],[
)(
fmfdtfdt
u
+−=∈ξ
ξ  is 
equal with c  so that 
0)()0(
],[
=⋅=ξ⋅−
+−−∈ξ
ccutx
rmrdtrdt
I  
0)()0(
],[
=⋅=ξ⋅−
+−−∈ξ
ccutx
fmfdtfdt
I  
and the truth of a) results. 
 b) The solution is unique for 0<t  and is given by )00()( −= utx . The non-
uniqueness means the existence of a time instant 01 ≥t  with the property that 1tt <∀  the 
solution is unique and on the other hand 1)(,0)( 11 == txtx  satisfy both (1), (2). We suppose 
0)0( 1 =−tx  and (1) becomes 
I
]1,1[
1 )()(
rmrdtrdt
utx
+−−∈ξ
ξ=  
from where either 0)( 1 =tx , or 1)( 1 =tx  is true but not both. Similarly for 1)0( 1 =−tx . As 1t  
was arbitrary, the solution is unique. 
 c) We suppose without loosing the generality that 1)(,,0 11 =≥∀≥∃ tuttt  and we have 
two possibilities: 
  c.i) 0)0( 1 =−+ rdtx . From (1) we have 1)( 1 =+ rdtx  and rdtt +>∀ 1 , 
1)( =tx  and (3), (4) are fulfilled 
  c.ii) 1)0( 1 =−+ rdtx . Then rdtt +≥∀ 1 , 1)( =tx  and (3), (4) are fulfilled too. 
 d) The hypothesis is 
1)'()0'(1)()0(' =⋅−=⋅−> dxdxanddxdxanddd  
resulting 
   ⋅ξ
+−−∈ξ
I
],[
)(
rmrddrdd
u 1)(
]','[
=ξ
+−−∈ξ
I
fmfddfdd
u  
   ∅=+−−∧+−−⇒ ]','[],[ fffrrr mddddmdddd  
   rfffrr ddmddorddmdd −<+−−<+−⇒ ''  
   rrf mdddd +−>−⇒ '  
(the inequality rff dmddd −−<−'  represents a contradiction, because the left term is 
strictly positive and from rff dmd ≤− , we get that the right term is non-positive). 
 
 
 
Fig 15 
 e) We suppose against all reason that ut,  exist so that 1)(
],[
=ξ
+−−∈ξ
I
rmrdtrdt
u  and 
0)( =tx ; we get from (1) 0)0( =−tx  and 1)0( =−tx  and on the other hand, because 
0)(
],[
=ξ
+−−∈ξ
I
fmfdtfdt
u  (from CCBDC) equation (2) gives 0)( =tx , thus 1)( =tx , 
contradiction. In other words )()(
],[
txu
rmrdtrdt
≤ξ
+−−∈ξ
I . The inequality 
U
],[
)()(
fmfdtfdt
utx
+−−∈ξ
ξ≤  is similarly proved. 
 f) We show that i  is time invariant and the hypothesis is Su d ∈τo  and )(uix = , 
where R∈d  is arbitrary. Because Sui d ∈τ )( o  and )( dd uix τ=τ oo  (as resulted by the 
replacement in (1), (2) of xu,  with dd ux ττ oo , ), the fulfillment of this property follows. 
 g) The inequalities 
)()()0()()0(
],[
r
rmrdtrdt
dtuutxtxtx −≤ξ⋅−=⋅−
+−−∈ξ
I  
)()()0()()0(
],[
f
fmfdtfdt
dtuutxtxtx −≤ξ⋅−=⋅−
+−−∈ξ
I  
show that i  is constant. 
 h) )()( uixuix ∈⇔∈  is equivalent, from the form of (1), (2) with the fact that 
II
],[],[
)()(
fmfdtfdtrmrdtrdt
uu
+−−∈ξ+−−∈ξ
ξ=ξ  
and with the fact that frfr mmdd == , . 
8.2.6 Remark If in 8.2.5 we put 0== fr mm , then CCBDC implies ddd fr ==  and the 
system 
)()0()()0( dtutxtxtx −⋅−=⋅−  
)()0()()0( dtutxtxtx −⋅−=⋅−  
is equivalent with FDC (it has the same solution). 
8.2.7 Theorem a) frAICSC SolSol
δδ
∧
,
 is time variable. 
 b) frAICSC SolSol
δδ
∧
,
 is symmetrical iff fr δ=δ . 
Proof a) See Example 6.5.5 b) where the time variability of SCSol  is shown. 
 b) If Like at 6.7.2 b), by replacing SCSol  with 
δδ
∧
,
AICSC SolSol . 
Only if We suppose against all reason that fr δ<δ ; by taking a ),( fr δδ∈δ  we have for 
some u  (with 1)(lim =
∞→
tu
t
 false) that frAICSol
δδ
δ ∈χ
,
),0[  and 
fr
AICSol
δδ
δ ∉χ
,
),0[ , 
contradiction with the symmetry request: 
})(|{)(,
,, fr
AICSC
fr
AICSC SoluSolxxSoluSolu
δδδδ
∧∈=∧∀  
Similarly for rf δ<δ . 
8.2.8 Theorem Being given the non-negative numbers '' ,,, frfr δδδδ  and the DCs ji, , the 
next properties are true: 
a)  
','',',,','
)())(()()( frAIC
fr
AIC
fr
AIC
fr
AIC
fr
AIC SoljiSolSoljiSoljSoli
δδδδδδδδδδ
∧⊂∧∧=∧∧ ooo  
b)  If frAIC
fr
AIC SolujSoluiu
δδδδ
⊂⊂∀
,','
)(,)(,  then 
','
))((, frAICSolujiu
δδ
⊂∀ o . 
Proof a) From 6.8.6 a). 
b) ))(())()(()))(()(())((,
','),','
ujiuSoljiuSoljSoliujiu frAIC
afr
AIC
fr
AIC oooo ⊂∧⊂∧∧=∀
δδδδδδ
 
thus 
','
)( frAICSoljiji
δδ
∧= oo . The conclusion follows. 
8.3 The Consistency Condition 
8.3.1 Theorem The numbers ,0 rr dm ≤≤  ff dm ≤≤0  are given so that 
ffrrrf mddmdd −≥−≥ ,  is true and let also 0,0 ≥δ≥δ fr . The next statements are 
equivalent: 
 a) frfr mm +≤δ+δ  
 b) For any Su∈ , the system of inequalities 
UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
xtxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ  
I
],[
)()()0(
rtt
xtxtx
δ+∈ξ
ξ≤⋅−  
I
],[
)()()0(
ftt
xtxtx
δ+∈ξ
ξ≤⋅−  
has a solution Sx∈ . 
Proof )) ba ⇒  The next possibilities exist:  
 
 
 
Fig 16 
 
 i) frrfrffr mddmdd δ≥+−δ≥+− ,  
 ii) frrfrffr mddmdd δ≥+−δ<+− ,  
 iii) frrfrffr mddmdd δ<+−δ≥+− ,  
because the fourth possibility, i.e. frrfrffr mddmdd δ<+−δ<+− ,  gives the 
contradiction frfr mm +>δ+δ . It is sufficient without restricting the generality to consider 
the input 
)()( ),'[),0[ ttu fmrmrm ∞ε+ε++∨ε+χ=  
that produces a 1-pulse followed by a 0-pulse at the output, where 0', >εε  are arbitrary, for 
which the existing solutions of the system in the three cases i), ii), iii) have been noted in Fig 
16 with zyx ,, . For ,rffr mdd δ≥+−  frrf mdd δ≥+−  (case i)) and  
)()( ),'[),[ ttx rmfdrdfmfd ∞ε+ε++∨ε+−χ=  
it is obvious that BDC and AIC: 
frrfrffr dmdmdd δ>ε−−ε+ε++δ>+−ε+ ',  
are fulfilled. In the case of 
)()( ),'[),[ tty rmfdrfmfdfmfd ∞ε+ε++∨ε+δ+−−χ=  
if rffr mdd δ<+−  (consequence of case ii)) we have BDC and AIC fulfilled under the 
form 
ε++≤ε+δ+−<ε+ rfrffr mdmdd  
frffrfrffrff mdmdmdmd δ>ε−δ−+−ε+ε++δ>+−ε+δ+− ',  
and similarly for 
)()( ),'[),[ ttz frdrdfmrmfrd ∞ε+ε+δ+∨ε+−−δ+χ=  
if frrf mdd δ<+−  (consequence of case iii)) where BDC and AIC are fulfilled again: 
rfrfrff dmmdmd ≤−−δ+<−  
frfrrfrfrr ddmmdd δ>ε−−ε+ε+δ+δ>++δ−−ε+ ',  
)) ab ⇒  We consider the input 
)()( ...)523,4)(2[)32,2[),0[ ttu fmrmfmrmfmrmfmrmrm ∨ε++ε++∨ε++ε++∨ε+χ=  
where 0>ε  is arbitrary 
 
 
 
Fig 17 
 
The hypothesis states the existence of a state x  of the form 
)()( ...)4,3[)2,1[ ttx tttt ∨∨χ=  
where 
12 ttr −<δ  
23 ttf −<δ  
34 ttr −<δ  
 
and ...4321 <<<< tttt  are arbitrary numbers so that 
rff dtmd ≤≤− 1  
ε++≤≤ε+ rfr mdtd 2  
ε+++≤≤ε++ 22 3 frrrf mmdtmd  
ε+++≤≤ε+++ 323 4 frffrr mmdtmmd  
ε+++≤≤ε+++ 42242 5 frrfrf mmdtmmd  
 
We infer 
ε++≤ε+++−−≤−<δ+δ 2)(22)(213 frfrrfrfr mmmmmddtt  
ε++≤ε+++−−≤−<δ+δ 4)(34)(3)(2 15 frfrrfrfr mmmmmddtt  
ε++≤ε+++−−≤−<δ+δ 6)(46)(4)(3 17 frfrrfrfr mmmmmddtt  
 
and thus 
ε++<δ+δ>ε∀≥∀ + 2)(,0,1 1 frn
n
fr mmn  
8.3.2 Definition Given the numbers ffrr dmdm ≤≤≤≤ 0,0  and 0,0 ≥δ≥δ fr , the system 
of inequalities 
rrfffr mddmdd −≥−≥ ,  
frfr mm +≤δ+δ  
is called the consistency condition (of the bounded absolute inertial delay condition) 
(CCBAIDC). 
8.3.3 Remark (Special cases of CCBAIDC) If 0== fr mm  then CCBAIDC becomes fr dd =  
and 0=δ=δ fr  and the system 8.3.1 b) is equivalent with FDC. For ffrr dmdm == ,  
CCBAIDC becomes frfr dd +≤δ+δ ; and in the symmetrical case ,mmm fr ==  
δ=δ=δ== frfr ddd , , CCBAIDC means m≤δ . 
8.4 Bounded Absolute Inertial Delays 
8.4.1 Definition Let Sxu ∈,  and the numbers frffrr dmdm δ≤δ≤≤≤≤≤ 0,0,0,0  so that 
ffrrrf mddmdd −≥−≥ ,  and frfr mm +≤δ+δ  are true. The system of inequalities 
   UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
xtxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ    (1) 
          I
],[
)()()0(
rtt
xtxtx
δ+∈ξ
ξ≤⋅−     (2) 
         I
],[
)()()0(
ftt
xtxtx
δ+∈ξ
ξ≤⋅−     (3) 
is called the bounded absolute inertial delay condition (BAIDC). When BAIDC is fulfilled, 
we say that the tuple ),,,,,,,( xdmdmu frffrr δδ  satisfies BAIDC. 
 We also call bounded absolute inertial delay condition the DC 
fr
AIC
fdfmrdrm
BDC SolSol
δδ
∧
,,,,
. 
8.4.2 Remark BAIDC is a DC indeed, from Theorem 8.3.1. Its interpretation is obvious: x  is 
a solution of BAIDC if it switches from 0 to 1 with a delay ],[ rff dmdd −∈  and then it 
keeps the value 1 for strictly more than rδ  time units and dually if it switches from 1 to 0 
with a delay ],[ frr dmdd −∈  and, after the switch, a new switch may happen after strictly 
more than fδ  time units. 
 BAIDC keeps the negative interpretation of BDC, see 7.2.6. 
8.4.3 Theorem We suppose that ,0 rr dm ≤≤  ,0 ff dm ≤≤  ,0
''
rr dm ≤≤  
''0 ff dm ≤≤  and 
,0≥δr  ,0≥δ f  ,0' ≥δr  0' ≥δ f  are given and they satisfy CCBAIDC twice. In such conditions 
,
,,,, fr
AIC
fdfmrdrm
BDC SolSol
δδ
∧  ,
','',',',' fr
AIC
fdfmrdrm
BDC SolSol
δδ
∧  
','',',',' fr
AIC
fdfdfmfmrdrdrmrm
BDC SolSol
δδ++++
∧  are BAIDCs and the next property of serial 
connection holds: 
o)(
','',',',' fr
AIC
fdfmrdrm
BDC SolSol
δδ
∧ ⊂∧
δδ
)(
,,,, fr
AIC
fdfmrdrm
BDC SolSol  
','',',',' fr
AIC
fdfdfmfmrdrdrmrm
BDC SolSol
δδ++++
∧⊂  
Proof We observe that '''' frfr mm +≤δ+δ  implies '''' ffrrfr mmmm +++≤δ+δ  thus, 
taking into account Theorems 7.3.7  and 8.2.8, the result follows. 
9. Relative Inertial Delays 
9.1 Relative Inertia 
9.1.1 Theorem Let the real numbers ffrr δ≤µ≤δ≤µ≤ 0,0 . The next statements are 
equivalent 
 a) I
],[
)()()0(
rrtrt
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
  I
],[
)()()0(
fftft
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
 b) I
],[
)()0()()0(
rrtrt
utxtxtx
µ+δ−δ−∈ξ
ξ⋅−≤⋅−  
  I
],[
)()0()()0(
fftft
utxtxtx
µ+δ−δ−∈ξ
ξ⋅−≤⋅−  
where Sxu ∈, . 
Proof Similar with the )) ba ⇔  part of the proof from 8.1.1. 
9.1.2 Definition Any of the properties 9.1.1 a), 9.1.1 b) is called the relative inertial condition 
(RIC). xu,  are the input, respectively the state (or output) and ffrr δµδµ ,,,  are the (rising, 
falling) inertia parameters. We say that the tuple ),,,,,( xu ffrr δµδµ  satisfies RIC.  
 We call also relative inertial condition the function )(*:
,,,
SPSSol ffrrRIC →
δµδµ
 
defined by 
}),,,,,(|{)(
,,,
RICsatisfiesxuxuSol ffrr
ffrr
RIC δµδµ=
δµδµ
 
9.1.3 Remarks The compatibility between RIC and the initial values )00(),00( −− xu  is 
given by the fact that for any 0<t  we have 0)()0()()0( =⋅−=⋅− txtxtxtx , thus RIC is 
fulfilled trivially. 
 The word relative in our terminology refers to the fact that xu,  occur both in RIC. 
We interpret this condition now by recalling some quotations. 
 [12], [13], see 5.13 a): the inertial delays model the fact that the practical circuits will 
not respond (at the output) to two transitions (on the input) which are very close together. In 
case that two transitions of u  are very close together, i.e. if u  has a 1-pulse of length rµ≤ , 
respectively a 0-pulse of length fµ≤ , then the function ,)(
],[
I
rrtrt
u
µ+δ−δ−∈ξ
ξ  respectively 
I
],[
)(
fftft
u
µ+δ−δ−∈ξ
ξ  is null, thus the function ),()0( txtx ⋅− respectively )()0( txtx ⋅−  is null 
too. 
 In this context we rewrite a quotation from [11], see 5.13 b): pulses shorter than or 
equal to the delay magnitude are not transmitted in the next manner: pulses shorter than or 
equal to rµ  (respectively fµ ) are not transmitted and pulses strictly longer than rµ  
(respectively than fµ ) may be transmitted. 
 On the other hand 5.14 ii) and 5.16 i) look like RIC with mindfr =δ=δ , 
0min −=µ=µ dfr  in the latter, point of view that agrees with the one from [12], [13] see 
Convention 5.3 stating that : the transmission delay for transitions is the same as the 
threshold for cancellation. Here fr δδ ,  act as transmission delays for transitions even if 
they are rather minimum transmission delays for transitions and fr µµ ,  act as thresholds 
for cancellation. The same as means that the two quantities differ by a small infinitesimal. 
 Furthermore, let us recall [1], see 5.15 with: changes should persist for at least 1l  
time units but propagated after 122 , lll >  time. In our formalism, if we accept the rising-
falling symmetry, we have: frfr ll δ=δ=µ=µ= 21 ,  and changes should persist for 
strictly more than 1l  time units but propagated after more than or equal with 122 , lll ≥  time. 
9.1.4 Theorem (The relation between RIC and AIC) Let ffrr δ≤µ≤δ≤µ≤ 0,0  arbitrary. If 
ffrrrf µ−δ≥δµ−δ≥δ ,  then ffrrrfAIC
ffrr
RIC SoluSolu
µ+δ−δµ+δ−δδµδµ
⊂∀ ,,,, )(, . 
Proof Let 'dd < , u  and )(
,,,
uSolx ffrrRIC
δµδµ
∈  so that 
1)'()0'(1)()0( =⋅−=⋅− dxdxanddxdx  
We get 
1)()(
]','[],[
=ξ=ξ
µ+δ−δ−∈ξµ+δ−δ−∈ξ
II
ffdfdrrdrd
uu  
∅=µ+δ−δ−∧µ+δ−δ−⇒ ]','[],[ fffrrr dddd  
rfffrr ddordd δ−<µ+δ−δ−<µ+δ−⇒ ''  
rffrrf ddordd δ−µ−δ<−µ+δ−δ>−⇒ ''  
rrfdd µ+δ−δ>−⇒ '  
(The inequality rffdd δ−µ−δ<−'  is false, because the left term is strictly positive and the 
right term is non-positive). 
 The proof is similar for the second inequality. 
9.1.5 Definition In the next property:  
,,',,0 udd ∃∃∃>ε∀  )(,,, uSolx ffrrRIC
δµδµ
∈∃  so that 
ε<−=⋅−=⋅− |'|1)'()0'(1)()0( ddanddxdxanddxdx  
the signal x  whose existence is stated is called Zeno solution of RIC (expressed by 
ffrr
RICSol
δµδµ ,,,
). 
9.1.6 Theorem The necessary and the sufficient condition in order that ffrrRICSol
δµδµ ,,,
 has 
no Zeno solutions is that ffrrrf µ−δ>δµ−δ>δ , . 
Proof The necessity We suppose against all reason that rrf µ−δ≤δ  and let )0,(−∞χ=u  for 
which 
    )()( ),(
],[
)0,( trr
rrtrt
µ−δ−∞
µ+δ−δ−∈ξ
−∞
χ=ξχI  
    )()( ),[
],[
),0[ tf
fftft
∞δ
µ+δ−δ−∈ξ
∞
χ=ξχI  
We have for any 0>ε  that )(
,,,
),[ uSolx
ffrr
RICff
δµδµ
δε−δ ∈χ= , contradiction with the 
hypothesis. The supposition that ffr µ−δ≤δ  is similar. 
The sufficiency results from Theorem 9.1.4. 
9.1.7 Remarks  We have for any B∈a  that }0|{}0,1{)( ),[
,,,
≥τχ⊕∨=
∞τ
δµδµ
aaSol ffrrRIC . 
 On the other hand RIC is a constancy condition, in the sense that 
)()()0( rtutxtx δ−≤⋅−  
)()()0( ftutxtx δ−≤⋅−  
9.2 Relative Inertial Delays 
9.2.1 Definition Let the numbers rr δ≤µ≤0 , ff δ≤µ≤0  and the DC i . If i  satisfies the 
condition )()(,
,,,
uSoluiu ffrrRIC
δµδµ
⊂∀ , then it is called relative inertial delay condition 
(RIDC). We also say that i  satisfies RIC (represented by ffrrRICSol
δµδµ ,,,
). 
9.2.2 Examples a) If the DC i  fulfills ∅≠∧∀ δµδµ )()(, ,,, uSoluiu ffrrRIC , then it defines (see 
Theorem 6.2.4 c)) the RIDC ffrrRICSoli
δµδµ
∧
,,,
. The extreme situations are expressed by 
SCSol  and respectively by dI , that define in this manner RIDCs for all ffrr δµδµ ,,, , 
respectively for dfrfr =δ=δ=µ=µ ,0 . 
 b) The next functions 
 



 =∃
= ∞→∞→
otherwise
tuandtuif
ui tt
,0
1)(lim)(lim,1
)(  
 



 =∃
= ∞→∞→
otherwise
tuandtuif
ui tt
,1
0)(lim)(lim,0
)(  
and more general the next functions 
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
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

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1)(lim)(lim
,
,0
,max
},|{}1{
)(
),[
 
 








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otherwise
tuandtuif
Dusupp
DusuppDusupp
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tt
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,
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,max
},|{}0{
)(
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are DCs defining RIDCs like at a) for all ffrr δµδµ ,,, . 
 c) Let dm ≤≤0 . From 4.2.2 we have that the DC I
],[
)()(
mdtdt
utx
+−−∈ξ
ξ=  satisfies RIC 
I
],[
)()()0(
mdtdt
utxtx
+−−∈ξ
ξ≤⋅−  
)()()0( mdtutxtx +−≤⋅−  
and dually for U
],[
)()(
mdtdt
utx
+−−∈ξ
ξ= . 
 d) The DC that is defined by 8.2.5 (1), 8.2.5 (2) satisfies the relative inertial condition 
I
],[
)()()0(
rmrdtrdt
utxtx
+−−∈ξ
ξ≤⋅−  
I
],[
)()()0(
fmfdtfdt
utxtx
+−−∈ξ
ξ≤⋅−  
9.2.3 Theorem Let ffrr δ≤µ≤δ≤µ≤ 0,0 . 
 a) ffrrRICSC SolSol
δµδµ
∧
,,,
 is time variable. 
 b) ffrrRICSC SolSol
δµδµ
∧
,,,
  is symmetrical iff frfr δ=δµ=µ , . 
Proof a) Like at Example 6.5.5 b), S∈τ= −111 o  and )1()1(
,,,
),0[
ffrr
RICSC SolSol
δµδµ
∞
∧∈χ , 
but S∉χ=τχ
∞−
−
∞ ),1[
1
),0[ o . 
b) Only if For ),0[ ∞χ=u  we compute 
  )()( ),[
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),0[ tr
rrtrt
∞δ
µ+δ−δ−∈ξ
∞
χ=ξχI  
  )()( ),(
],[
)0,( tff
fftft
µ−δ−∞
µ+δ−δ−∈ξ
−∞
χ=ξχI  
  )()( ),(
],[
)0,( trr
rrtrt
µ−δ−∞
µ+δ−δ−∈ξ
−∞
χ=ξχI  
  )()( ),[
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),0[ tf
fftft
∞δ
µ+δ−δ−∈ξ
∞
χ=ξχI  
The systems of inequalities 
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χ≤⋅−
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∞δ
)()()0(
)()()0(
),(
),[
ttxtx
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

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χ≤⋅−
χ≤⋅−
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µ−δ−∞
)()()0(
)()()0(
),[
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ttxtx
ttxtx
f
rr  
are equivalent only if fr δ=δ  and fr µ=µ . 
9.2.4 Remark A property like the one that was stated for AIC in Theorem 8.2.8 is not true for 
RIC. Let for this the statement 8.2.8 a) 
 =∧∧
δµδµδµδµ
)()(
,,,',',',' ffrr
RICSC
ffrr
RICSC SolSolSolSol o  
 ⊂∧∧=
δµδµδµδµ ',',',',,,
))(( ffrrRIC
ffrr
RICSCSC SolSolSolSol o  
 
",",","
)( ffrrRICSCSC SolSolSol
δµδµ
∧⊂ o       (1) 
where '"'"'"'" ,,, ffffrrrr δ=δµ=µδ=δµ=µ  or, in any case, """" ,,, ffrr δµδµ  are fixed and 
depend on '''' ,,,,,,, ffrrffrr δµδµδµδµ  only. We take ),()( ),1[ ttu t ∞χ=  
),()(,1)( ),0[ ttytx t ∞χ==  10 0,0 tt ≤≤  for which 
)()()()(
,,,',',','
uSolxanduSolxandxSolyandxSoly ff
rr
RICSC
ffrr
RICSC
δµδµδµδµ
∈∈∈∈  
but 
)())((
",",","
uSolyanduSolSoly ffrrRICSCSC
δµδµ
∉∈ o  
if "01 rtt δ−>  and this shows the falsity of (1). In other words, inertias inertia is not inertia, 
the inertias paradox that we have mentioned in our introduction (Section 1). 
 The explanation of this paradox brings us from 8.2.8 to 6.8.6 a), where the proof for 
UjijUi ∧=∧ )()( oo  
was the next one: for any u  
))()(()}()(,|{))()(( uUjiujxandUyandxiyxyujUi ∧=∈∈∈∃=∧ oo  
and this was true for 
',' fr
AICSolU
δδ
=  at 8.2.8. If U  is variable however )( ⋅ϕ=U  like here, 
with )()(
',',','
uSolu ffrrRIC
δµδµ
=ϕ  the property 6.8.6 is false because the statements 
)}()()(,|{))()(( ujxandxyandxiyxyuji ∈ϕ∈∈∃=ϕ∧ o  
)}()()(,|{))()(( ujxanduyandxiyxyuji ∈ϕ∈∈∃=ϕ∧o  
are not equivalent. The first equality from (1) is false. 
9.3 The Consistency Condition 
9.3.1 Theorem The numbers ffrrffrr dmdm δ≤µ≤δ≤µ≤≤≤≤≤ 0,0,0,0  are given. 
The next system 
UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
utxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ  
I
],[
)()()0(
rrtrt
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
I
],[
)()()0(
fftft
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
where Sxu ∈,  has solutions for any u  if and only if one of the next requests is satisfied: 
 a)  rrrrrff mdmd +µ−δ≤≤δ≤−  
   fffffrr mdmd +µ−δ≤≤δ≤−  
 b)  rffrrrr dmdmd ≤−≤δ≤µ+−  
   frrffff dmdmd ≤−≤δ≤µ+−  
 c)  rrrrrff dmdmd ≤µ+−≤δ≤−  
   fffffrr dmdmd ≤µ+−≤δ≤−  
 d)  rrrrffr dmmd ≤µ−+δ≤−≤δ  
   ffffrrf dmmd ≤µ−+δ≤−≤δ  
Proof Solutions exist iff whenever x  must have the value 1, respectively the value 0 in t  
( I
],[
)(
rmrdtrdt
u
+−−∈ξ
ξ  switches in t  from 0 to 1, respectively U
],[
)(
fmfdtfdt
u
+−−∈ξ
ξ  switches in t  
from 1 to 0), RIC gives this possibility ( 't  exists so that 1)(
]','[
=ξ
µ+δ−δ−∈ξ
I
rrtrt
u , respectively so 
that 1)(
]','[
=ξ
µ+δ−δ−∈ξ
I
fftft
u ) in time ( ],[' tmddtt ffr −+−∈ , respectively 
],[' tmddtt rrf −+−∈ ). 
 
 
 
Fig 18 
 
This happens for example in Fig 18 for rdt = . We can write 
 IUI
]','[],['],[
)()()0(
rrtrttfmfdrdttrmrdtrdt
r uudtu
µ+δ−δ−∈ξ−+−∈+−−∈ξ
ξ≤ξ⋅−−   (1) 
inequality that is true for any u 4. The next statements are all equivalent with the previous one: 
  IUI
]','[],['],[
)()(,
rrtrttfmfdrdttrmrdtrdt
uuu
µ+δ−δ−∈ξ−+−∈+−−∈ξ
ξ≤ξ∀    (2) 
( )2()1( ⇒ : Let 00 t≤  and u  so that 1)(
]0,0[
=ξ
+∈ξ
I
rmtt
u  and we define 



<ξ
≥ξξ
=ξ
0
0
,0
),(
)(
t
tu
v . From 
(1) and from )()( tutv ≤  we have 1)()0(
]0,0[
0 =ξ⋅−
+∈ξ
I
rmtt
vtv  thus 
],,[' 00 rff dtmdtt +−+∈∃ I
]','[
)(1
rrtrt
v
µ+δ−δ−∈ξ
ξ= I
]','[
)(
rrtrt
u
µ+δ−δ−∈ξ
ξ≤  thus (2) is true. 
)1()2( ⇒ :We have 
I
],[
)()0(
rmrdtrdt
r udtu
+−−∈ξ
ξ⋅−− IUI
]','[],['],[
)()(
rrtrttfmfdrdttrmrdtrdt
uu
µ+δ−δ−∈ξ−+−∈+−−∈ξ
ξ≤ξ≤ ) 
  ]','[],[],,[' rrrrrrffr ttmdtdttmddtt µ+δ−δ−⊃+−−−+−∈∃   (3) 
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
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≤

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≤δ+−
≤−+−
∃
rrrrrr
ffr
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tt
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tdt
tmddt
t
'
'
'
'
,'    (4) 
  ),min(),(max rrrrrrffr mdttdtmddt µ−δ++−≤δ+−−+−   (5) 
  one of the next possibilities is true:      (6) 
   j)  rrffr dmdd δ+−≤−+−  
    rrrr md µ−δ++−≤0  
    0≤δ+− rrd  
   jj)  rrffr dmdd δ+−≥−+−  
    rrrr md µ−δ++−≤0  
    0≤−+− ffr mdd  
   jjj)  rrffr dmdd δ+−≤−+−  
    rrrr md µ−δ++−≥0  
    rrrrrr mdd µ−δ++−≤δ+−  
   jv)  rrffr dmdd δ+−≥−+−  
    rrrr md µ−δ++−≥0  
    rrrrffr mdmdd µ−δ++−≤−+−  
It is shown that j), jj), jjj), jv) are equivalent with the first statements of a), b), c), d). 
9.3.2 Definition The condition 
9.3.1 a) or 9.3.1 b) or 9.3.1 c) or 9.3.1 d) 
                                                
4 The left term of this inequality represents I
],[
01 )(
rmrdtrdt
uD
+−−∈ξ
ξ , see 4.2.2 
is called the consistency condition (of the bounded relative inertial delay condition) 
(CCBRIDC). 
9.3.3 Theorem a) Any of 9.3.1 a),,9.3.1 d) implies ffrrrf mddmdd −≥−≥ ,  in other 
words CCBRIDC in stronger than CCBDC. 
 b) CCBRIDC implies the next conditions (that are conditions of necessity for the 
existence of a solution of the system 9.3.1) 
ffrr mm µ≥µ≥ ,  
ffrr dd ≤δ≤δ ,  
fffrrrrrff mmdmmd +µ−δ≤−+µ−δ≤− ,  
 c) The next conditions (that are sufficient for the existence of a solution of the system 
9.3.1) 
rrffff dmd ≤δ≤µ−δ≤−  
ffrrrr dmd ≤δ≤µ−δ≤−  
imply CCBRIDC. 
Proof  b) It is shown that any of 9.3.1 a),,d) implies these inequalities.. 
 c) It is shown that they imply 9.3.1 a). 
9.3.4 Remarks (Special cases of CCBRIDC) If in CCBRIDC 0==µ==µ ffrr mm , then it 
takes the form ddd ffrr ==δ==δ  and the system 9.3.1 degenerates in FDC. If 
ffrr dmdm == , , ,rr δ=µ ff δ=µ  then CCBRIDC becomes ffrr dd ≤δ≤δ , . If 
,,, rrffrr mdd µ=δ=δ=  ffm µ= , then CCBRIDC becomes ffrrrf mddmdd −≥−≥ , , 
i.e. CCBDC. 
9.4 Bounded Relative Inertial Delays 
9.4.1 Definition Let Sxu ∈,  and the numbers ffrr dmdm ≤≤≤≤ 0,0 , 
ffrr δ≤µ≤δ≤µ≤ 0,0  so that CCBRIDC be satisfied. The system of inequalities 
UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
utxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ  
I
],[
)()()0(
rrtrt
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
I
],[
)()()0(
fftft
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−  
is called the bounded relative inertial delay condition (BRIDC); We say that the tuple 
),,,,,,,,,( xdmdmu ffrrffrr δµδµ  satisfies BRIDC. 
 We call also bounded relative inertial delay condition the DC 
ffrr
RIC
fdfmrdrm
BDC SolSol
δµδµ
∧
,,,,,,
. 
9.4.2 Remark BRIDC is obviously a DC, from Theorem 9.3.1. Its meaning results from Fig 
19 representing the situation from 9.3.1 c), where we have supposed that 
rmttux >τχ==− τ ),()(,0)00( ),0[ . The functions UI
],[],[
)(,)(
fmfdtfdtrmrdtrdt
uu
+−−∈ξ−−−∈ξ
ξξ  
from BDC give the possibility, respectively state the necessity of a value of x , while the 
functions I
],[
)(
rrtrt
u
µ+δ−δ−∈ξ
ξ , I
],[
)(
fftft
u
µ+δ−δ−∈ξ
ξ  from RIC give the possibility that some 
switches of x  happen. 
 
 
 
Fig 19 
 
 These interpretations may be done in other cases of CCBRIDC (or violations of 
CCBRIDC!), for example 9.3.1 a) from Fig 20, where rmttux >τχ==− τ ),()(,0)00( ),0[  
 
 
Fig 20 
 
The intervals ],[ ffr µ−δδ  and ],[ rrf µ−τ+δτ+δ  are observed; if they are non-empty, 
then Zeno solutions of RIC exist. 
 We refer in Fig 21 to the requests 9.3.3 c); we suppose without loss that 
rmttux >τχ==− τ ),()(,0)00( ),0[  and we have the next time intervals when u  has 
sufficiently long pulses ( u  is 1 strictly longer than rm  and then u  is 0 strictly longer than 
fm ).  
 
 
 
Fig 21 
 
 - ),( ff mdt −−∞∈ ; 0)( =tx  and the only possible switch -that does not happen- is 
from 1 to 0 
 - ),[ ffff mdt µ−δ−∈ , 0)( =tx ;. )(tx  could be 1, but it is allowed to switch only 
from 1 to 0 and this does not happen 
 - ),[ rfft δµ−δ∈ , 0)( =tx ;. )(tx  could be 1, but no switch is allowed 
 - ],[ rr dt δ∈ ; 0)( =tx  and 1)( =tx  are both allowed, switching from 0 to 1 may 
happen and exactly one such switch takes place 
 - ),( rrr mddt −τ+∈ ; 1)( =tx  and the only possible switch -that does not happen- is 
from 0 to 1 
 - ),[ rrrr mdt µ−τ+δ−τ+∈ , 1)( =tx ; )(tx  could be 0, but it is allowed to switch 
only from 0 to 1 and this does not happen 
 - ),[ τ+δµ−τ+δ∈ frrt , 1)( =tx ; )(tx  could be 0, but no switches are possible in 
this time interval 
 - ],[ τ+τ+δ∈ ff dt ; 1)( =tx  and 0)( =tx  are both possible, switching from 1 to 0 is 
allowed and exactly one such switch takes place 
 - ),( ∞τ+∈ fdt ; 0)( =tx  and the only possible switch -that does not happen- is from 
1 to 0. 
 This succession of time intervals is repetitive if u  is suitable chosen. 
9.4.3 Theorem The next properties are equivalent in the sense that the arbitrary signals xu,  
satisfy one of them if and only if they satisfy the other one. 
 a) ffrrffrr dmdm δµδµ ,,,,,,,  are given and the next inequalities are fulfilled (see 
also 9.3.3 c)) 
    ffrr dmdm ≤≤≤≤ 0,0      (1) 
    ffrr δ≤µ≤δ≤µ≤ 0,0      (2) 
          rrffff dmd ≤δ≤µ−δ≤−      (3) 
           ffrrrr dmd ≤δ≤µ−δ≤−      (4) 
  UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
utxu
+−−∈ξ+−−∈ξ
ξ≤≤ξ     (5) 
   I
],[
)()()0(
rrtrt
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−      (6) 
   I
],[
)()()0(
fftft
utxtx
µ+δ−δ−∈ξ
ξ≤⋅−      (7) 
 b) The numbers ,,,,,,, max,min,min,max,max,min,min, fffrrrr mdmdmdm  max,fd  are 
given and we have 
   max,max,max,max, 0,0 ffrr dmdm ≤≤≤≤     (8) 
   min,min,min,min, 0,0 ffrr dmdm ≤≤≤≤     (9) 
  max,min,min,min,max,max, rrffff ddmdmd ≤≤−≤−    (10) 
  max,min,min,min,max,max, ffrrrr ddmdmd ≤≤−≤−    (11) 
 ≤⋅−≤ξ⋅−
+−−∈ξ
)()0()()0(
]max,max,,max,[
txtxutx
rmrdtrdt
I     (12) 
    I
]min,min,,min,[
)()0(
rmrdtrdt
utx
+−−∈ξ
ξ⋅−≤  
 ≤⋅−≤ξ⋅−
+−−∈ξ
)()0()()0(
]max,max,,max,[
txtxutx
fmfdtfdt
I     (13) 
    I
]min,min,,min,[
)()0(
fmfdtfdt
utx
+−−∈ξ
ξ⋅−≤  
Proof The next equalities take place 
    rrrr dm δ=µ= min,min, ,      (14) 
    rrrr ddmm == max,max, ,      (15) 
    ffff dm δ=µ= min,min, ,      (16) 
    ffff ddmm == max,max, ,      (17) 
under the form 'equal by definition with' in both directions )) ba ⇒  and )) ab ⇒  resulting 
that (1),,(4) and (8),,(11) coincide. 
)) ba ⇒  The left inequality of (5) multiplied with )0( −tx  gives the left inequality of (12) 
and (6) multiplied with )0( −tx  gives the right inequality of (12). The rest results by duality. 
)) ab ⇒  We suppose that 1)(
],[
=ξ
+−−∈ξ
I
rmrdtrdt
u  and we have the next possibilities 
 i) 0)0( =−tx  
Then the left inequality of (12) shows that 1)( =tx  and the left inequality of (5) is satisfied. 
 ii) 1)0( =−tx  
and the right inequality of (13) becomes 
    I
],[
)()(
fftft
utx
µ+δ−δ−∈ξ
ξ≤      (18) 
(10), (11) are written under the form (3), (4) and this implies 
    rff dtt −≥µ+δ−       (19) 
    frr tmdt δ−≥+−       (20) 
i.e. 
  ∅≠µ+δ−δ−∧+−− ],[],[ fffrrr ttmdtdt     (21) 
and thus 0)(
],[
=ξ
µ+δ−δ−∈ξ
I
fftft
u . From (18) we get 1)( =tx  and the left inequality of (5) is 
satisfied in this case too. 
 On the other hand, the right inequality of (12) gives 
 II
],[],[
)()()0()()0(
rrtrtrrtrt
uutxtxtx
µ+δ−δ−∈ξµ+δ−δ−∈ξ
ξ≤ξ⋅−≤⋅−    (22) 
i.e. (6). 
 The other implications result by duality. 
9.5 Deterministic Bounded Relative Inertial Delays 
9.5.1 Theorem Let the real numbers ffrr dmdm ≤≤≤≤ 0,0  arbitrary with frr dmd ≤− , 
rff dmd ≤− . The next systems are equivalent, in the sense that if Sxu ∈,  satisfy one of 
them, then they also satisfy any other. 
a)   UI
],[],[
)()()(
fmfdtfdtrmrdtrdt
utxu
+−−∈ξ−−−∈ξ
ξ≤≤ξ    (1) 
    I
],[
)()()0(
rmrdtrdt
utxtx
+−−∈ξ
ξ≤⋅−     (2) 
    I
],[
)()()0(
fmfdtfdt
utxtx
+−−∈ξ
ξ≤⋅−     (3) 
b)   I
],[
)()0()()0(
rmrdtrdt
utxtxtx
+−−∈ξ
ξ⋅−=⋅−      (4) 
  I
],[
)()0()()0(
fmfdtfdt
utxtxtx
+−−∈ξ
ξ⋅−=⋅−      (5) 
c)   )()(
],[
txu
rmrdtrdt
≤ξ
+−−∈ξ
I        (6) 
  )()(
],[
txu
fmfdtfdt
≤ξ
+−−∈ξ
I        (7) 
 ⋅ξ
+−−∈ξ
I
],[
)(
rmrdtrdt
u ≤ξ
+−−∈ξ
I
],[
)(
fmfdtfdt
u  
    )()0()()0( txtxtxtx ⋅−∪⋅−≤     (8) 
d)  
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
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=ξ
=
+−−∈ξ
+−−∈ξ
otherwisetx
u
u
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fmfdtfdt
rmrdtrdt
),0(
1)(,0
1)(,1
)(
],[
],[
I
I
      (9) 
e)    UI
],[],[
)()0()()(
fmfdtfdtrmrdtrdt
utxutx
+−−∈ξ+−−∈ξ
ξ⋅−∪ξ=     (10) 
f) ∪ξ⋅−=
+−−∈ξ
I
],[
)()0()(
rmrdtrdt
utxtDx  
    I
],[
)()0(
fmfdtfdt
utx
+−−∈ξ
ξ⋅−∪     (11) 
g) ∪ξ⋅⋅−∪ξ⋅⋅−
+−−∈ξ+−−∈ξ
II
],[],[
)()()0()()()0(
fmfdtfdtrmrdtrdt
utxtxutxtx  
 ∪ξ⋅⋅−∪
+−−∈ξ
I
],[
)()()0(
rmrdtrdt
utxtx  
 1)()()0(
],[
=ξ⋅⋅−∪
+−−∈ξ
I
fmfdtfdt
utxtx       (12) 
Proof In a),,g) three possibilities exist, due to the satisfaction of CCBDC: 
 i)  0)()(
],[],[
=ξ=ξ
+−−∈ξ+−−∈ξ
UI
fmfdtfdtrmrdtrdt
uu  
 ii)  1)(,0)(
],[],[
=ξ=ξ
+−−∈ξ+−−∈ξ
UI
fmfdtfdtrmrdtrdt
uu  
 iii)  1)()(
],[],[
=ξ=ξ
+−−∈ξ+−−∈ξ
UI
fmfdtfdtrmrdtrdt
uu  
Case i) a) gives 0)(0 ≤≤ tx  from (1), thus 0)( =tx . By taking into account the fact that 
1)()(
],[],[
=ξ=ξ
+−−∈ξ+−−∈ξ
IU
fmfdtfdtfmfdtfdt
uu , b) is 
0)()0( =⋅− txtx  
)0()()0( −=⋅− txtxtx  
whose unique solution is 0)( =tx . c) shows, from (7), that )(1 tx≤ , that is 0)( =tx . d) and e) 
give 0)( =tx  too. f) becomes )0()()0( −=⊕− txtxtx , in other words 0)( =tx . Because 
1)(
],[
=ξ
+−−∈ξ
I
rmrdtrdt
u , g) is in this case 
1)()())0()0(()()0()()0( ==⋅−∪−=⋅−∪⋅− txtxtxtxtxtxtxtx  
i.e. 0)( =tx . 
The other two cases are similar, with )0()( −= txtx  for ii) and 1)( =tx  for iii). 
9.5.2 Remarks In any of the equivalent conditions 9.5.1 a),,9.5.1 g), CCBRIDC and CCBDC 
coincide, as we have mentioned at 9.3.4. 
 The implications of the violation of this condition in 9.5.1 a),...,9.5.1 g) are the 
following. Let u  and 't  so that 
∅=+−−∧+−− ]','[]','[ fffrrr mdtdtmdtdt  
1)(],','[ =ξ+−−∈ξ∀ umdtdt rrr  
0)(],','[ =ξ+−−∈ξ∀ umdtdt fff  
 Let us suppose, in order to make a choice, that frr dtmdt −<+− '' . From the last two 
equations and from the right continuity of u  in ffrr mdtmdt +−+− ','  we get the existence 
of 0>ε  so that frr dtmdt −<ε++− ''  and 
1)(],','[ =ξε++−−∈ξ∀ umdtdt rrr  
0)(],','[ =ξε++−−∈ξ∀ umdtdt fff  
9.5.1 a) shows that ∅=)(,,, uSol fdfmrdrmBDC  
9.5.1 b) becomes for any ]','[ ε+∈ ttt  
)0()()0( −=⋅− txtxtx  
)0()()0( −=⋅− txtxtx  
and the system accepts two possibilities 1)0(,0)( =−= txtx  and 1)( =tx , 0)0( =−tx , 
meaning that x  should continuously switch in this interval; no signal satisfies such requests. 
9.5.1 c) has no solution either, because 9.5.1 (6), 9.5.1 (7) show that 0)( =tx  and 1)( =tx  are 
both true for ]','[ ε+∈ ttt  and this is the case of 9.5.1 d) also, where )(tx  is not a well defined 
function for ]','[ ε+∈ ttt . 9.5.1 e) gives ,1)( =tx  ]','[ ε+∈ ttt . 9.5.1 f) and 9.5.1 g) become 
both 
]','[,1)( ε+∈= ttttDx  
and this equation represents a nonsense similar with the one from 9.5.1 b), because the set 
}1)(],','[|{ =ε+∈ tDxtttt  should be finite ( x  has resulted to be everywhere discontinuous in 
]','[ ε+tt ). 
 On the other hand, Theorem 8.2.5 characterizes, via 9.5.1 b), all of 9.5.1 a),,9.5.1 g). 
9.5.3 Definition For Sxu ∈,  and ffrr dmdm ≤≤≤≤ 0,0  so that CCBDC is satisfied, any of 
the equivalent properties 9.5.1 a), ..., 9.5.1 g) is called the deterministic bounded relative 
inertial delay condition (DBRIDC). We say that the tuple ),,,,,( xdmdmu ffrr  satisfies 
DBRIDC. 
 We call also deterministic bounded relative inertial delay condition the function 
)(*:
,,,
SPSSol f
dfmrdrm
DBRIDC →  defined by 
)()()(
,,,,,,,,,
uSoluSoluSol f
dfmrdrm
RIC
fdfmrdrm
BDC
fdfmrdrm
DBRIDC ∧=  
10 Alternative Definitions. Symmetrical Deterministic Upper 
Bounded, Lower Unbounded Relative Inertial Delays 
10.1 Alternative Definitions 
We just mention the possibility of replacing  
 - in BDC the functions UI
],[],[
)(,)(
fmfdtfdtrmrdtrdt
uu
+−−∈ξ+−−∈ξ
ξξ  with ,)(
),[
I
trdt
u
−∈ξ
ξ  
U
),[
)(
tfdt
u
−∈ξ
ξ ; new notation BDC 
 - in AIC the functions II
],[],[
)(,)(
fttrtt
xx
δ+∈ξδ+∈ξ
ξξ  with II
),[),[
)(,)(
fttrtt
xx
δ+∈ξδ+∈ξ
ξξ ; new 
notation AIC 
 - in RIC the functions II
],[],[
)(,)(
fftftrrtrt
uu
µ+δ−δ−∈ξµ+δ−δ−∈ξ
ξξ  with II
),[),[
)(,)(
tfttrt
uu
δ−∈ξδ−∈ξ
ξξ ; 
new notation RIC.  
 In BDC 0,0 >> fr dd  is a consistency condition, but in AIC and RIC any of 
fr δδ ,  can be null, resulting trivial conditions. Such substitutions are natural, but BDC and 
RIC are suggested also by the common form of implementation, from Convention 5.3. 
 None of the six new functions are signals, however, because they are not right 
continuous. 
10.2 Symmetrical Deterministic Upper Bounded, Lower Unbounded Relative Inertial 
Delays  
10.2.1 Lemma Let 0,0 >> fr dd  and Su∈ . The next formulas are true: 
UI
),(),[
)()0()(
trdttrdt
Dutuu
−∈ξ−∈ξ
ξ⋅−=ξ  
UI
),(),[
)()0()(
tfdttfdt
Dutuu
−∈ξ−∈ξ
ξ⋅−=ξ  
Proof We prove the first of these two relations and let t  arbitrary, fixed. We have: 
  ),[|
),[
1)0(1)( trdt
trdt
uandtuu
−
−∈ξ
=−⇔=ξI  is constant 
  ),(|1)0( trdtuandtu −=−⇔  is constant 
(because u  is right continuous in rdt − ) 
  0)(),,(1)0( =ξ−∈ξ∀=−⇔ Dutdtandtu r  
  1)()0(
),(
=ξ⋅−⇔
−∈ξ
U
trdt
Dutu  
Because t  was arbitrary, the equation is proved. 
10.2.2 Remarks The idea from 10.1 has implications in the way of understanding 9.5.1, for 
example 9.5.1 f) can be thought under the form 
   II
),[),[
)()0()()0()(
tfdttrdt
utxutxtDx
−∈ξ−∈ξ
ξ⋅−∪ξ⋅−=    (1) 
 The natural notation of equation (1) following the previous patterns is DBRIDC. 
 In the rising-falling symmetric version, when 0>== ddd fr : 
 =ξ⋅−∪ξ⋅−
−∈ξ−∈ξ
II
),[),[
)()0()()0(
tdttdt
utxutx  
 =ξ⋅−⋅−∪ξ⋅−⋅−=
−∈ξ−∈ξ
UU
),(),(
)()0()0()()0()0(
tdttdt
DututxDututx  (from 10.2.1) 
 =ξ⋅−⋅−∪−⋅−=
−∈ξ
U
),(
)())0()0()0()0((
tdt
Dututxtutx  
 U
),(
)())0()0((
tdt
Dututx
−∈ξ
ξ⋅−⊕−=  
and equation (1) becomes 
   U
),(
)())0()0(()(
tdt
DututxtDx
−∈ξ
ξ⋅−⊕−=     (2) 
In [23], the equation of the inertial delay circuit with null initial conditions was written under 
the form 
   )()())0()0(()( ),[
),(
tDututxtDx d
tdt
∞
−∈ξ
χ⋅ξ⋅−⊕−= U    (3) 
The context from there demanded that the signals f  satisfy by definition the non-restrictive 
request )[0,∞⊂fsupp , thus the general form of equation (3) is 
  )()()())0()0(()( }0{
0
),[
),(
txtDututxtDx d
tdt
χ⋅⊕χ⋅ξ⋅−⊕−=
∞
−∈ξ
U   (3) 
where the initial value B∈0x  stands for )00( −x  in our present work. 
 In the next drawing 
 
 
Fig 22 
we have shown that, because 0)00()00( =−⊕− ux  (a slightly modified version of Theorem 
7.2.4 is valid here) both equations (2) and (3) satisfy 0)(,, =<∀∀ tDxdtu  thus they are 
equivalent. The abbreviation is SDBRIDC. 
 
11. Other Examples and Applications 
11.1 A Delay Line for the Falling Transitions Only 
The proposed circuit that is reproduced from [11] has the gates and the wires governed by 
delays 
 
 
Fig 23 
 
From the static point of view, B∈zyyu ,,...,, 51  and we observe that 
  uyyyyyyyyyyyyyyz ==⋅=⋅=⋅=⋅⋅=⋅=⋅= 11121311314151 )(  (1) 
i.e. the Boolean function that this circuit computes is the identity. 
 The model is offered by the next circuit 
 
 
 
Fig 24 
 
where all the variables that occur are signals, the gates and the wires have no delays and the 
delays are concentrated in the delay circuits. The system of equations and inequalities is: 
        )()(1 tuty =       (2) 
        )()( 12 txty =      (3) 
        )()( 23 txty =      (4) 
     )()()( 134 txtxty ⋅=      (5) 
        )()( 45 txty =      (6) 
     )()()( 15 txtxtz ⋅=      (7) 
    5,1,)()()(
),[),[
=ξ≤≤ξ
−∈ξ−∈ξ
iytxy
tfdt
ii
trdt
i UI    (8) 
      UI
),[),[
)()()(
tfdttrdt
ztwz
−∈ξ−∈ξ
ξ≤≤ξ     (9) 
thus we use BDC with 0,0 >> fr dd  the parameters that characterize the six delay 
circuits.The compatibility with the initial conditions is supposed to be satisfied under the form 
 =−=−=−=−=−=−=− )00()00()00()00()00()00()00( 332211 xyxyxyu  
 )00()00()00()00()00()00( 5544 −=−=−=−=−=−= wzxyxy  
that simplifies (2),,(7). For example (5) was written in the next manner: 
 =χ⋅⋅⊕χ⋅−=
∞−∞
)()()()()00()( ),0[13)0,(44 ttxtxtyty  
 )()()()()()()00()00( 13),0[13)0,(13 txtxttxtxtxx ⋅=χ⋅⋅⊕χ⋅−⋅−= ∞−∞  
 We have 
   UI
),[
11
),[
1 )()()(
tfdttrdt
ytxy
−∈ξ−∈ξ
ξ≤≤ξ   (equation (8))  (10) 
   UI
),[
1
),[
)()()(
tfdttrdt
utxu
−∈ξ−∈ξ
ξ≤≤ξ   (from (2) and (10)) (11) 
   UI
),[
33
),[
3 )()()(
tfdttrdt
ytxy
−∈ξ−∈ξ
ξ≤≤ξ   (equation (8))  (12) 
   UI
),[
23
),[
2 )()()(
tfdttrdt
xtxx
−∈ξ−∈ξ
ξ≤≤ξ   (from (4) and (12)) (13) 
   UI
),[
22
),[
2 )()()(
tfdttrdt
ytxy
−∈ξ−∈ξ
ξ≤≤ξ   (equation (8))  (14) 
   UI
),[
22
),[
2 )()()(
trdttfdt
ytxy
−∈ξ−∈ξ
ξ≤≤ξ   (from (14))  (15) 
   UI
),[
12
),[
1 )()()(
trdttfdt
xtxx
−∈ξ−∈ξ
ξ≤≤ξ   (from (3) and (15)) (16) 
   UI
),[
13
),[
1 )()()(
tfdrdttfdrdt
xtxx
−−∈ξ−−∈ξ
ξ≤≤ξ  (from (13) and (16)) (17) 
   UI
),2[
3
),2[
)()()(
tfdrdttfdrdt
utxu
−−∈ξ−−∈ξ
ξ≤≤ξ  (from (11) and (17)) (18) 
     )()()( 134 txtxty ⋅=   (from (5))  (19) 
  UUII
),[),2[
4
),[),2[
)()()()()(
tfdttfdrdttrdttfdrdt
uutyuu
−∈ξ−−∈ξ−∈ξ−−∈ξ
ξ⋅ξ≤≤ξ⋅ξ   (20) 
from (18), (11) and (19). But ),[),2[),,[),2[ tdttddttdttddt ffrrfr −⊃−−−⊃−−  imply 
II
),[),2[
)()(
trdttfdrdt
uu
−∈ξ−−∈ξ
ξ≤ξ , UU
),[),2[
)()(
tfdttfdrdt
uu
−∈ξ−−∈ξ
ξ≥ξ  
III
),2[),[),2[
)()()(
tfdrdttrdttfdrdt
uuu
−−∈ξ−∈ξ−−∈ξ
ξ=ξ⋅ξ  
UUU
),[),[),2[
)()()(
tfdttfdttfdrdt
uuu
−∈ξ−∈ξ−−∈ξ
ξ=ξ⋅ξ  
from where (20) becomes 
   UI
),[
4
),2[
)()()(
tfdttfdrdt
utyu
−∈ξ−−∈ξ
ξ≤≤ξ      (21) 
 Furthermore 
   UI
),[
55
),[
5 )()()(
tfdttrdt
ytxy
−∈ξ−∈ξ
ξ≤≤ξ   (equation (8))  (22) 
   UI
),[
45
),[
4 )()()(
tfdttrdt
xtxx
−∈ξ−∈ξ
ξ≤≤ξ   (from (6) and (22)) (23) 
   UI
),[
44
),[
4 )()()(
trdttfdt
ytxy
−∈ξ−∈ξ
ξ≤≤ξ   (similar with (15)) (24) 
   UI
),[
45
),[
4 )()()(
tfdrdttfdrdt
ytxy
−−∈ξ−−∈ξ
ξ≤≤ξ  (from (23) and (24)) (25) 
   UI
),2[
5
),23[
)()()(
tfdrdttfdrdt
utxu
−−∈ξ−−∈ξ
ξ≤≤ξ  (from (21) and (25)) (26) 
     )()()( 15 txtxtz ⋅=   (from (7))  (27) 
  UUII
),[),2[),[),23[
)()()()()(
tfdttfdrdttrdttfdrdt
uutzuu
−∈ξ−−∈ξ−∈ξ−−∈ξ
ξ⋅ξ≤≤ξ⋅ξ   (28) 
from (27), (26) and (11). With arguments like those around (20) we infer from (28) 
   UI
),[),23[
)()()(
tfdttfdrdt
utzu
−∈ξ−−∈ξ
ξ≤≤ξ      (29) 
       UI
),23[),[
)()()(
tfdrdttfdt
utzu
−−∈ξ−∈ξ
ξ≤≤ξ     (30) 
 From (9) and (30) we get 
    UI
),33[),[
)()()(
tfdrdttfdrdt
utwu
−−∈ξ−−∈ξ
ξ≤≤ξ     (31) 
The conclusion expressed by (31) is that the circuit increases the one gate rising delay from 
rd  to fr dd +  and respectively the one gate falling delay from fd  to fr dd 33 + , i.e. the 
growth of the falling delay is bigger than the growth of the rising delay. This justifies the title 
of the paragraph. 
11.2 Example of Circuit with Tranzient Oscillations 
 We reproduce in Fig 25 an example of circuit from [3]. 
 
 
 
Fig 25 
 
Even if the static analyzis, when B∈xvu ,,  of such a circuit is not appropriate due to the 
feedback loop we remark that the proposed circuit computes the 1 Boolean function because 
10 ==⋅⋅=⋅⋅= xuuxvux  
 Modeling is done like in the next drawing 
 
 
 
Fig 26 
 
where Szyxvu ∈,,,,  and after solving the system we must obtain 1)(lim =
∞→
tz
t
 independent 
on the type of DCs that we choose. The delays of the gates and of the wires from the original 
circuit have been concentrated in the two delay circuits from Fig 26, where the gates and the 
wires have no delays. We choose that the delays associated to the two logical gates be FDCs. 
The equations are: 
  )()()()00()( ),0[)0,( ttutvtv ∞−∞ χ⋅⊕χ⋅−=      (1) 
  )()( dtvty −=          (2) 
  )()()()()()00()( ),0[)0,( ttztytutxtx ∞−∞ χ⋅⋅⋅⊕χ⋅−=    (3) 
  )'()( dtxtz −=         (4) 
resulting 
  )()()()00()( ),0[)0,( dtdtudtvty −χ⋅−⊕−χ⋅−= ∞−∞  
         )()()()00( ),[),( tdtutv dd ∞−∞ χ⋅−⊕χ⋅−=  (from (1), (2))  (5) 
  ⊕χ⋅−=
−∞
)()00()( )0,( txtx     (from (3), (4), (5)) (6) 
   )()'())()()()00(()( ),0[),[),( tdtxtdtutvtu dd ∞∞−∞ χ⋅−⋅χ⋅−⊕χ⋅−⋅⊕  
 We solve (6) in the special case when 1)00()00( =−=− vx  and 1)( =tu , when it 
becomes 
   ⊕χ=
−∞
)()( )0,( ttx )()'()( ),0[),( tdtxtd ∞−∞ χ⋅−⋅χ    (7) 
 The solution of (7) is the following 
 
 
 
Fig 27 
 
 
 
Fig 28 
 
')12('2 dkdkd +≤<  implies 




=χ⊕χ
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=
∞−∞
∞−−∞
0),()(
1),()(...)()(
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),[)0,(
),[)'2,')12[()'2,'[)0,(
ktt
ktttt
tx
d
dkddkdd
 
')22(')12( dkddk +≤<+  implies 




=χ⊕χ
≥χ⊕χ⊕⊕χ⊕χ
=
∞−∞
∞+−−∞
0),()(
1),()(...)()(
)(
),'[)0,(
),')12[()'2,')12[()'2,'[)0,(
ktt
ktttt
tx
d
dkkddkdd
 
where ,...2,1,0=k We have represented in Fig 27 and Fig 28 these two formulas for 1=k . 
 The output )(tz  of the circuit is obtained from (4). 
 The idea of solving the equation (6) in other cases as well as the behavior of the circuit 
from Fig 25 are obvious now. 
11.3 Example of C Gate. Generalization 
The circuit from Fig 29 where the gates and the wires have delays is modeled like in Fig 30 
 
 
 
Fig 29 
 
 
 
Fig 30 
 
where the Boolean functions are computed instantaneously: 
     )()()(* tvtuty ⋅=      (1) 
     )()()(* txtutz ⋅=      (2) 
     )()()(* txtvtw ⋅=      (3) 
     )()()()(* twtztytx ∪∪=     (4) 
and the delays on gates and wires are localized in the four delay circuits. We have supposed 
for simplicity that all the signals have the same initial values 
)00(...)00()00( −==−=− xvu  and for example equation (1) has resulted in the next way: 
 =χ⋅⋅⊕χ⋅−=
∞−∞
)()()()()00(*)(* ),0[)0,( ttvtutyty  
 )()()()()()()00()00( ),0[)0,( tvtuttvtutvu ⋅=χ⋅⋅⊕χ⋅−⋅−= ∞−∞  
 a) The bounded delay model 
   UI
],[],[
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fmfdtfdtrmrdtrdt
ytyy
+−−∈ξ+−−∈ξ
ξ≤≤ξ    (5) 
   UI
],[],[
)(*)()(*
fmfdtfdtrmrdtrdt
ztzz
+−−∈ξ+−−∈ξ
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],[],[
)(*)()(*
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ξ≤≤ξ    (7) 
            ≤≤ξ
+−−∈ξ
)()(*
],[
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rMrDtrDt
I U
],[
)(*
fMfDtfDt
x
+−−∈ξ
ξ    (8) 
with ,0 rr dm ≤≤  ,0 ff dm ≤≤  ,0 rr DM ≤≤  ff DM ≤≤0  and the consistency 
conditions are fulfilled under the form: ,ffr mdd −≥  rrf mdd −≥  respectively 
,ffr MDD −≥  rrf MDD −≥ . We have considered that the three AND gates are 
identical. We eliminate the intermediary variables *,,,*,*,*, xwzywzy : 
 ≥ξ∪ξ∪ξ≥
+−−∈ξ
I
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)8(),4(
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I I
],[ ],[
)5(
)(*
rMrDtrDt rmrdrd
y =ξ
++−−−−∈ξ
I
],[
)(*
rMrmrDrdtrDrdt
y  
 I
],[
)1(
))()((
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U
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vuvu  
 U
],[
))()((
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vu
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thus, by cumulating (9), (10)  
≤≤ξ⋅ξ
++−−−−∈ξ
)())()((
],[
txvu
rMrmrDrdtrDrdt
I U
],[
))()((
fMfmfDfdtfDfdt
vu
++−−−−∈ξ
ξ∪ξ  
we have obtained a system that is very much similar with BDC. 
 b) The deterministic model 
We ask that (9), (10) be fulfilled together with 
   ≤⋅− )()0( txtx I
],[
))()((
rMrmrDrdtrDrdt
vu
++−−−−∈ξ
ξ⋅ξ     (11) 
   ≤⋅− )()0( txtx I
],[
)()(
fMfmfDfdtfDfdt
vu
++−−−−∈ξ
ξ⋅ξ    (12) 
 The system (9), (10), (11), (12) represents a deterministic model, similar with 9.5.1 a) 
and it is equivalent with the next one, that is similar with 9.5.1 b): 
⋅−=⋅− )0()()0( txtxtx I
],[
))()((
rMrmrDrdtrDrdt
vu
++−−−−∈ξ
ξ⋅ξ  
⋅−=⋅− )0()()0( txtxtx I
],[
)()(
fMfmfDfdtfDfdt
vu
++−−−−∈ξ
ξ⋅ξ  
etc. The C gate, also called Muller C element generalizes the delay circuit, in the sense that 
when the two inputs are equal, it becomes a delay circuit. In the same manner, the systems 
that we have obtained generalize our systems BDC, respectively DBRIDC and may be called 
2-delays: 2-BDC, respectively 2-DBRIDC. The general case of n-BDC and n-DBRIDC is 
obvious now. 
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